EEWORLDEEWORLDEEWORLD

Part Number

Search

LTC2174CUKG-14PBF

Description
14-Bit, 125Msps/105Msps/80Msps Low Power Quad ADCs
File Size577KB,32 Pages
ManufacturerLinear ( ADI )
Websitehttp://www.analog.com/cn/index.html
Download Datasheet View All

LTC2174CUKG-14PBF Online Shopping

Suppliers Part Number Price MOQ In stock  
LTC2174CUKG-14PBF - - View Buy Now

LTC2174CUKG-14PBF Overview

14-Bit, 125Msps/105Msps/80Msps Low Power Quad ADCs

Electrical Specifications Subject to Change
LTC2175-14/
LTC2174-14/LTC2173-14
14-Bit, 125Msps/105Msps/
80Msps Low Power Quad ADCs
FEATURES
n
n
n
n
n
n
n
n
n
n
n
n
DESCRIPTION
The LTC
®
2175-14/2174-14/2173-14 are 4-channel, simul-
taneous sampling 14-bit A/D converters designed for
digitizing high frequency, wide dynamic range signals.
They are perfect for demanding communications applica-
tions with AC performance that includes 73.4dB SNR and
88dB spurious free dynamic range (SFDR). Ultralow jitter
of 0.15ps
RMS
allows undersampling of IF frequencies with
excellent noise performance.
DC specs include ±1LSB INL (typ), ±0.3LSB DNL (typ) and
no missing codes over temperature. The transition noise
is a low 1.2 LSB
RMS
.
The digital outputs are serial LVDS to minimize the num-
ber of data lines. Each channel outputs two bits at a time
(2-lane mode). At lower sampling rates there is a one bit
per channel option (1-lane mode). The LVDS drivers have
optional internal termination and adjustable output levels
to ensure clean signal integrity.
The ENC
+
and ENC
inputs may be driven differentially
or single-ended with a sine wave, PECL, LVDS, TTL, or
CMOS inputs. An internal clock duty cycle stabilizer al-
lows high performance at full speed for a wide range of
clock duty cycles.
4-Channel Simultaneous Sampling ADC
73.4dB SNR
88dB SFDR
Low Power: 558mW/450mW/376mW
Single 1.8V Supply
Serial LVDS Outputs: 1 or 2 Bits per Channel
Selectable Input Ranges: 1V
P-P
to 2V
P-P
800MHz Full Power Bandwidth S/H
Shutdown and Nap Modes
Serial SPI Port for Configuration
Pin Compatible 14-Bit and 12-Bit Versions
52-Pin (7mm × 8mm) QFN Package
APPLICATIONS
n
n
n
n
n
n
Communications
Cellular Base Stations
Software Defined Radios
Portable Medical Imaging
Multichannel Data Acquisition
Nondestructive Testing
L,
LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear
Technology Corporation. All other trademarks are the property of their respective owners.
TYPICAL APPLICATION
1.8V
V
DD
CHANNEL 1
ANALOG
INPUT
CHANNEL 2
ANALOG
INPUT
CHANNEL 3
ANALOG
INPUT
CHANNEL 4
ANALOG
INPUT
ENCODE
INPUT
S/H
14-BIT
ADC CORE
1.8V
OV
DD
OUT1A
OUT1B
OUT2A
AMPLITUDE (dBFS)
DATA
SERIALIZER
S/H
14-BIT
ADC CORE
OUT2B
OUT3A
OUT3B
OUT4A
OUT4B
DATA
CLOCK
OUT
FRAME
SERIALIZED
LVDS
OUTPUTS
LTC2175-14, 125Msps,
2-Tone FFT, f
IN
= 70MHz and 75MHz
0
–10
–20
–30
–40
–50
–60
–70
–80
S/H
14-BIT
ADC CORE
S/H
14-BIT
ADC CORE
–90
–100
–110
–120
0
10
20
30
40
FREQUENCY (MHz)
50
60
217514 TA01b
PLL
GND
OGND
217514 TA01
21754314p
1

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2382  183  353  1490  1598  48  4  8  30  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号