EEWORLDEEWORLDEEWORLD

Part Number

Search

JDUGLMET77.76

Description
PECL Output Clock Oscillator, 77.76MHz Nom, ROHS COMPLIANT, HERMETIC SEALED, J-LEADE, CERAMIC, SOJ-6
CategoryPassive components    oscillator   
File Size200KB,10 Pages
ManufacturerVectron International, Inc.
Websitehttp://www.vectron.com/
Environmental Compliance  
Download Datasheet Parametric View All

JDUGLMET77.76 Overview

PECL Output Clock Oscillator, 77.76MHz Nom, ROHS COMPLIANT, HERMETIC SEALED, J-LEADE, CERAMIC, SOJ-6

JDUGLMET77.76 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerVectron International, Inc.
Reach Compliance Codecompliant
Other featuresENABLE/DISABLE FUNCTION; TAPE AND REEL
Maximum control voltage3 V
Minimum control voltage0.3 V
maximum descent time1 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate50 ppm
JESD-609 codee4
Manufacturer's serial numberJ
Installation featuresSURFACE MOUNT
Nominal operating frequency77.76 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typePECL
physical size13.97mm x 8.89mm x 4.49mm
longest rise time1 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry45/55 %
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
Base Number Matches1
J-Type
Voltage Controlled Crystal Oscillator
Product is compliant to RoHS directive
and fully compatible with lead free assembly
Features
Output Frequencies from 1.024 MHz to 170.000 MHz
+3.3 or +5.0 volt options
Small 14mm x 9mm J-type Package
CMOS or PECL Outputs
Low phase noise and custom options
0/70° C or –40/85° C operating temperature
Tri-State output (CMOS) Enable/Disable (PECL)
Applications
Clock Smoothing
The J-type Voltage Controlled Crystal Oscillator
Frequency Translation
SONET, SDH, ATM, DSLAM, ADM
Description
The J-type voltage controlled crystal oscillator
expands VI’s advanced VCXO performance
capabilities while adhering to a package footprint
compatible with the industry-common J-lead package.
The J-type VCXO is a quartz stabilized square wave
generator with either a CMOS output for driving
CMOS/TTL loads or a PECL output. The device is
packaged in a 6 pin J-lead ceramic package and is
hermetically sealed with a grounded conductive lid.
The first section of this data sheet covers the
performance/packaging/tape and reel/ordering
information for the CMOS version and then the
information for the PECL option follows.
Table of Contents
Page 2- 6
-- CMOS
Page 7- 11
-- PECL
Vectron International 267 Lowell Rd. Hudson, NH 03051
Tel:1-88-VECTRON-1
e-mail:
vectron@vectron.com
Hot-selling computer peripheral products and supporting ICs
[i=s] This post was last edited by jameswangsynnex on 2015-3-3 19:59 [/i] Long-term supply of computer peripheral products and supporting ICs, such as: AU6331, AU6332, AU6333, AU6334, AU6254, AU6366, ...
yaodaic Mobile and portable
Help: CCS3.3 compilation error: Don't know how to build file
I am a beginner in DSP. When using CCS3.3, the header files added are included in Document. How can I add them to include?I found the link method on the Internet: "buildOptions-->(Tab)complier-->(Cate...
藤堂香澄 DSP and ARM Processors
Allegro's latest solution for 48v system
Who is Allegro? According to statistics, a typical car contains more than 9 Allegro devices on average , and some high-end car designs even contain more than 80 Allegro products.I thought I was a bron...
EEWORLD社区 Power technology
EEWORLD University Hall----Live Replay: Microchip Security Series 12 - PolarFire? SoC FPGA Secure Boot
Live Replay: Microchip Security Series 12 - PolarFire? SoC FPGA Secure Boot : https://training.eeworld.com.cn/course/5951...
hi5 Integrated technical exchanges
Analysis of possible transformation of LMR24220
[size=5] Taking advantage of the Mouser event, I grabbed an AD7984 ADC board, an 18-bit AD, which is awesome, but the hard part is that I don't have a power supply that can output 7.5V and -2.5V. I ca...
shihuntaotie Power technology
The register output data is unstable!
The 4-bit input is assigned to the output register at the rising edge of the clock. As a result, the output register shows an unexpected value before the data stabilizes! I added an intermediate regis...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 72  2428  1535  714  228  2  49  31  15  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号