TRU050-TGCCA-61M4400000 datasheet, PDF

Datasheet> All Categories > Analog mixed-signal IC> The signal circuit> TRU050-TGCCA-61M4400000

TRU050-TGCCA-61M4400000: DescriptionPLL/Frequency Synthesis Circuit,; CategoryAnalog mixed-signal IC The signal circuit; File Size178KB，15 Pages; ManufacturerVectron International, Inc.; Websitehttp://www.vectron.com/; Environmental Compliance

Download Datasheet Parametric View All

TRU050-TGCCA-61M4400000 Overview

PLL/Frequency Synthesis Circuit,

TRU050-TGCCA-61M4400000 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Vectron International, Inc.
package instruction	DIP,
Reach Compliance Code	compliant
Other features	SEATED HEIGHT CALCULATED
Analog Integrated Circuits - Other Types	PHASE LOCKED LOOP
JESD-30 code	R-PDIP-T16
JESD-609 code	e4
length	20.32 mm
Number of functions	1
Number of terminals	16
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Maximum seat height	4.69 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
Temperature level	COMMERCIAL
Terminal surface	Gold (Au) - with Nickel (Ni) barrier
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
width	7.62 mm
Base Number Matches	1

Preview

Download Datasheet

View All

TRU050

Complete VCXO based Phase-Locked Loop

Features

•

Output Frequencies to 65.536 MHz

•

5.0 V or 3.3Vdc Operation

•

Tri-State Output

•

Holdover on Loss of Signal Alarm

•

VCXO with CMOS Outputs

•

0/70° or –40/85°C Temperature Range

•

Ceramic SMD Package

•

RoHS/Lead Free Compliant

The TRU050, VCXO based PLL

Description

The VI TRU050 is a user-configurable crystal-based

PLL integrated circuit. It includes a digital phase

detector, op-amp, VCXO and additional integrated

functions for use in digital synchronization

applications. Loop filter software is available as well

SPICE models for circuit simulation.

Applications

•

Frequency Translation

•

Clock Smoothing

•

NRZ Clock Recovery

•

DSLAM, ADM, ATM, Aggregation, Optical

Switching/Routing, Base Station

•

Low Jitter PLL’s

Figure 1. TRU050 Block Diagram

Tel: 1-88-VECTRON-1

•

Web:

www.vectron.com

Page 1 of 15

Rev: 12Aug2009

Vectron International, 267 Lowell Rd, Hudson NH 03051-4916

TRU050, VCXO Based PLL

TRU050 Theory of Operation

Phase Detector

The phase detector has two buffered inputs, DATAIN and CLKIN, which are designed to switch at 1.4 volts.

DATAIN is designed to accept an NRZ data stream but may also be used for clock signals which have about

a 50% duty cycle. CLKIN is connected to OUT1 or OUT2, or a divided version of one of these outputs. CLKIN

and DATAIN and are protected by ESD diodes and should not exceed the power supply voltage or ground by

more than a few hundred millivolts.

The phase detector is basically a latched flip flop/exclusive-or gate/differential amplifier filter design to

produce a DC signal proportional to the phase between the CLKIN and DATAIN signals, see figure 4 for a

block diagram and figure 5 for a open loop transfer curve. This simplies the PLL design as the designer does

not have to filter narrow pulse signal to a DC level. Under locked conditions the rising edge CLKIN will be

centered in the middle of the DATAIN signal, see figure 6.

The phase detector gain is 0.53V/rad x data density for 5volt operation, and 0.35V/rad x data density for 3.3

volt operation. Data density = 1.0 for clock signals and is system dependent on coding and design for NRZ

signals, but 0.25 could be used as a starting point for data density.

The phase detector output is a DC signal for DATAIN frequencies greater than 1MHz but produces signficant

ripple when inputs are less than 200kHz. Additional filtering is required for low input frequency applications

such as 8kHz frequency translation, see figures 8 and 9.

Under closed loop conditions the active filter has a blocking capacitor which provides a very high DC gain, so

under normal locked conditions and input frequencies >1MHz, PHO will be about V

/2 and will not vary

signifigantly with changes in input frequency (within lock range). The control (voltage pin 1) will vary

according to the input frequency offset, but PHO will remain relatively constant.

Data In

(pin 7)

Clock In

(pin 9)

30 kΩ

20 kΩ

PHO

(pin 6)

Gain = 5 V / 2π

Gain = 2 / 3

Figure 4. Simplified Phase Detector Block Diagram

Vectron International, 267 Lowell Rd, Hudson NH 03051-4916

Page 4 of 15

Tel: 1-88-VECTRON-1

•

Web:

www.vectron.com

Rev: 12Aug2009

Recommended Resources

Bus stop indicator circuit diagram

Flash signal light circuit 2

Chandelier brightness controller circuit three

5V, 12V dual power supply circuit diagram

LT1086 application circuit diagram

RTD equipped with ±12V power supply transmit/receive circuit

[Nucleo Experience] + (Part 3) Trying out the anti-theft warning device developed with STM32L053-Nucleo: [i=s]This post was last edited by mars4zhu on 2014-10-20 09:05[/i] It is rewritten based on the STM32L0 Snippets (register version firmware library) routines. [size=5][color=Red]Foreword[/color][/size...; mars4zhu stm32/stm8

Please help me design the analog circuit, thank you.: What is the name of the level-controlled RS trigger chip? JK triggers are all pulse-controlled triggers. I am now looking for a level-controlled RS trigger, but I don't know what the chip is called? S...; yuhaibotao Analog electronics

Huawei or Qualcomm? Who owns the airplane mode patent?: [align=left][font=微软雅黑][size=2]Just as major airlines are scrambling to allow the use of mobile phones on board, Qualcomm and Huawei are "competing" for the patent of flight mode. [/size][/font][/alig...; eric_wang Talking

I have an urgent problem with microcontroller programming!!! I hope some big brothers and big sisters can help me.: What I want to realize is a 4X4 keyboard display circuit. My keyboard is connected to the P2 port display circuit with LED (8 bits), and uses (P3.1) serial communication. Now I want to make each key o...; xw99 Embedded System

【MSP430 compiler usage experience】+ Energia exploration 1: [i=s]This post was last edited by slotg on 2014-8-1 23:43[/i] [align=left][font=SimSun]This article is an exploration of the Blink[font=SimSun] program given as an example in the previous post ([/font...; slotg Microcontroller MCU

The multimeter burned up, the cow dung chip exploded, I took it apart and replaced it with a hard seal, and I actually fixed it!: When measuring the on/off status of the diode, I went to measure whether the ATX power supply 13009 was short-circuited, but I forgot to dial the 220V power supply, and the multimeter exploded directl...; 赵玉田 Making friends through disassembly

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components