EEWORLDEEWORLDEEWORLD

Part Number

Search

AS58LC1001DG-25/883C

Description
128K x 8 EEPROM Radiation Tolerant
File Size275KB,21 Pages
ManufacturerAUSTIN
Websitehttp://www.austinsemiconductor.com/
Download Datasheet View All

AS58LC1001DG-25/883C Overview

128K x 8 EEPROM Radiation Tolerant

EEPROM
Austin Semiconductor, Inc.
128K x 8 EEPROM
Radiation Tolerant
AVAILABLE AS MILITARY
SPECIFICATIONS
Austin Semiconductor Space Level
Austin Semiconductor Class ‘B’
AS58LC1001
PIN ASSIGNMENT
(Top View)
32-Pin CFP (F & SF), 32-Pin CSOJ (DCJ),
32-Pin SOP (DG)
RDY/BUSY\
A16
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
I/O 0
I/O 1
I/O 2
Vss
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
Vcc
A15
RES\
WE\
A13
A8
A9
A11
OE\
A10
CE\
I/O 7
I/O 6
I/O 5
I/O 4
I/O 3
FEATURES
High speed: 250ns and 300ns
Data Retention: 10 Years
Low power dissipation, active current (20mW/MHz (TYP)),
standby current (100μW(MAX))
Single +3.3V +.3V power supply
Data Polling and Ready/Busy Signals
Erase/Write Endurance (10,000 cycles in a page mode)
Software Data protection Algorithm
Data Protection Circuitry during power on/off
Hardware Data Protection with RES pin
Automatic Programming:
Automatic Page Write: 15ms (MAX)
128 Byte page size
GENERAL DESCRIPTION
The Austin Semiconductor, Inc. AS58LC1001 is a 1 Megabit CMOS
Electrically Erasable Programmable Read Only Memory (EEPROM)
organized as 131, 072 x 8 bits. The AS58LC1001 is capable or in
system electrical Byte and Page reprogrammability.
The AS58LC1001 achieves high speed access, low power
consumption, and a high level of reliability by employing advanced
MNOS memory technology and CMOS process and circuitry
technology and CMOS process and circuitry technology.
This device has a 128-Byte Page Programming function to make its
erase and write operations faster. The AS58LC1001 features Data
Polling and a Ready/Busy signal to indicate completion of erase and
programming operations.
This EEPROM provides several levels of data protection.
Hardware data protection is provided with the RES pin, in addition to
noise protection on the WE signal and write inhibit during power on
and off. Software data protection is implemented using JEDEC
Optional Standard algorithm.
The AS58LC1001 is designed for high reliability in the most
demanding applications. Data retention is specified for 10 years and
erase/write endurance is guaranteed to a minimum of 10,000 cycles in
the Page Mode.
OPTIONS
MARKINGS
-25
-30
F
No. 306
SF No. 305
DCJ No. 508
DG
XT
IT
Timing
250ns access
300ns access
Packages
Ceramic Flat Pack
Radiation Shielded Ceramic FP*
Ceramic SOJ
Plastic SOP
Operating Temperature Ranges
-Military (-55
o
C to +125
o
C)
-Industrial (-40
o
C to +85
o
C)
*
NOTE:
Package lid is connected to ground (Vss).
For more products and information
please visit our web site at
www.austinsemiconductor.com
AS58LC1001
Rev. 1.0 12/08
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
1
Refer to other websites, is there a post function in which I can participate?
Sometimes I want to check out the posts I participated in before, but it’s not easy to find them! I can just add this function to the bottom of my posts. I wonder if the website has considered this as...
kangkls Suggestions & Announcements
How to transplant mqtt on stm32 in a few steps
Recently, the project needs to use mqtt on stm32. I searched on Baidu and found that there is still very little information on the Internet, although there are several relevant materials. After downlo...
wateras1 RF/Wirelessly
[TI's first low power design competition] + expansion board 2 + 430BOOST-Nokia1202lcd character display test
[b][size=4]Recently, a new project has started. I worked overtime for 7 days during the National Day holiday. I sent out the boards I had drawn before. In order to save money, I put together 6 boards....
IC爬虫 Microcontroller MCU
Please advise how to use @
I was reading the IIC section in Professor Xia Yuwen's book, which describes how the data on the SDA data line is stored in the register. The data is valid when SCL is at a high level (that is, SDA mu...
forlsy FPGA/CPLD
I have two simple questions about C64x+
1: I am using C6424, which is in little-endian mode. I saw that the CCS configuration platform can be set to big-endian mode, so I set it to big-endian mode, and everything can be compiled. Finally, w...
weidong DSP and ARM Processors
Buck average current control small signal model
Does anyone have a small signal model for buck dual-loop control? The outer loop voltage loop, the inner loop current loop, and the average current model?...
996618193 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2043  2559  57  2789  1761  42  52  2  57  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号