EEWORLDEEWORLDEEWORLD

Part Number

Search

UM-5-FREQ-5OT-STBY2-TOL2-AGE2-CL3-DL3

Description
Parallel - 5Th Overtone Quartz Crystal, 75MHz Min, 150MHz Max,
CategoryPassive components    Crystal/resonator   
File Size43KB,1 Pages
ManufacturerDaishinku Corp.
Websitehttp://www.kds.info/
Environmental Compliance  
Download Datasheet Parametric View All

UM-5-FREQ-5OT-STBY2-TOL2-AGE2-CL3-DL3 Overview

Parallel - 5Th Overtone Quartz Crystal, 75MHz Min, 150MHz Max,

UM-5-FREQ-5OT-STBY2-TOL2-AGE2-CL3-DL3 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerDaishinku Corp.
Reach Compliance Codeunknown
Other featuresAT CUT CRYSTAL
Ageing2 PPM/YEAR
Crystal/Resonator TypePARALLEL - 5TH OVERTONE
Drive level100 µW
frequency stability0.001%
frequency tolerance10 ppm
JESD-609 codee4
load capacitance12 pF
Manufacturer's serial numberUM-5
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency150 MHz
Minimum operating frequency75 MHz
Maximum operating temperature60 °C
Minimum operating temperature-10 °C
physical sizeL8XB3.5XH5.8 (mm)
surface mountNO
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
Base Number Matches1
Crystal Resonators
UM-1, UM-4, UM-5, HC-49/T, HC-49/U, HC-50/T, HC-50/U
The UM Series Resonators feature excellent frequency stability and are
suitable for pager and mobile radio applications. These highly impact-
resistant, reliable crystal resonators have been reduced in size without
trading off their electrical characteristics.
The HC Series Resonators are excellent in frequency stability and suit-
able as the reference clocks of microprocessors and other electronic
devices.
Features
Automatic mounting with tape & reel form is possible.
Series Resistance
Type Vibration
UM-4
UM-5
UM-1 HC-49/T HC-50/T
Mode
Ωmax. Ωmax. Ωmax. Ωmax. Ωmax.
Frequency
1.8∼2.0MHz
F
F
2.0∼2.4MHz
F
2.4∼3.0MHz
3.0∼3.5MHz
F
150
150
F
3.5∼4.0MHz
4.0∼7.0MHz
90
90
F
45
45
F
7.0∼10MHz
10∼15MHz
45
45
50
50
50
F
25
25
50
50
50
F
15∼20MHz
50/– 50/–
50 25/60 25/60
F/3
20∼25MHz
50/– 50/–
50 25/40 25/40
F/3
25∼30MHz
40
40
70
70
70
3
30∼75MHz
70/– 70/80 70/80
–/60 –/60
3/5
75∼100MHz
60
60
80
80
80
5
100∼125MHz
125∼150MHz
100
100
100
80
80
5
120
120
7
150∼200MHz
HC−49/U HC−50/U
Ωmax. Ωmax.
600
600
450
450
350
350
150
150
90
90
60
60
35
35
35
35
25
25
25/50 25/50
25/40 25/40
40
40
–/60 –/60
60
60
80
80
※3.75±0.2
8max.
Frequency Range
1.8∼200MHz
Vibration Mode
Thickness-shear mode (AT cut)
Fund,
3rd,
5th,
7th
Drive Level
10μW,
50μW,
100μW,
500μW
Load Capacitance
Series,
12pF, 16pF, 20pF, (fund.)
32pF
8pF, 10pF, 12pF, 16pF
(3rd, 5th, 7th)
Frequency Tolerance(at 25℃)
±5×10
-6
±10×10
-6
±15×10
-6
,
-6
-6
±20×10 ,
±30×10
Frequency Tolerance over
Temperature(Ref. to 25℃)
±5×10
-6
±10×10
-6
±20×10
-6
,
±30×10
-6
±50×10
-6
Operating Temperature Range
−10℃∼+60℃
Storage Temperature Range
−30℃∼+80℃
Aging Characteristics
UM Series:
±1×10
-6
±2×10
-6
±3×10
-6
year max.)
HC Series
-6
±5×10 /year max.)
Consult our sales representative for other specifications or special specifications.
Dimensions[mm]
5max.
L max.
6.05
−0.38
+ 0.25
5max.
L max.
20±1
※4.88±0.2
※4.88±0.2
11.5max.
11.5max.
φ1.02
L
HC-50/U 13.46
HC-50/T 11.0
L
HC-49/U 13.46
HC-49/T 11.0
3.5max.
L max.
12.5±1
UM-4
UM-5
UM-1
L
4.5
5.8
8.5
φ0.35±0.05
※Per
dimension closest to the body of the unit.
26
φ0.43
−0.02
+ 0.05
−0.07
+ 0.05
Help my classmate
Everyone please give me a thumbs up, thank you! [:$][^o)][8o|][:^)]...
wenchuenyi000 MCU
Ask: Multi-channel audio acquisition design solution
I want to make a set of hardware to realize 8-channel audio acquisition, and transmit it in real time through the network interface on the hardware (with the PC). Can anyone provide technical support?...
yuanwai001 DSP and ARM Processors
Altera series FPGA chip IP core detailed explanation.pdf
Altera series FPGA chip IP core detailed explanation .pdf...
zxopenljx FPGA/CPLD
A question about delay detection
The following code always fails to compile, and the error displayed is: Error (10822): HDL error at test17.vhd(384): couldn't implement registers for assignments on this clock edge The main meaning of...
dandanzhou FPGA/CPLD
[Xilinx Design Q&A] How to control XST insertion into BUFFER?
Answer: 1. Use BUFFER_TYPE constraints. For specific usage, refer to XST USER GUIDE.2. Manually insert BUFG, and then set the number of BUFGs allowed to be used. Then the manually inserted BUFG will h...
eeleader FPGA/CPLD
msp430f147+MAX7219+ENCODER implementation
I originally used LaunchPad to do this project, because after the program was compiled, it exceeded the size of the G2231 Flash ROM, so I rummaged through the cabinets and found the 147PCB I drew myse...
naga568 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1087  2441  2138  693  1324  22  50  44  14  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号