CY2411SC datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> CY2411SC

CY2411SC: DescriptionVideo Clock Generator, 54MHz, CMOS, PDSO8, 0.150 INCH, SOIC-8; CategoryThe embedded processor and controller Microcontrollers and processors; File Size86KB，5 Pages; ManufacturerCypress Semiconductor

Download Datasheet Parametric Compare View All

CY2411SC Overview

Video Clock Generator, 54MHz, CMOS, PDSO8, 0.150 INCH, SOIC-8

CY2411SC Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Cypress Semiconductor
Parts packaging code	SOIC
package instruction	0.150 INCH, SOIC-8
Contacts	8
Reach Compliance Code	compliant
ECCN code	EAR99
JESD-30 code	R-PDSO-G8
JESD-609 code	e0
length	4.9 mm
Humidity sensitivity level	1
Number of terminals	8
Maximum operating temperature	70 °C
Minimum operating temperature
Maximum output clock frequency	54 MHz
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP8,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	220
power supply	3.3 V
Master clock/crystal nominal frequency	30 MHz
Certification status	Not Qualified
Maximum seat height	1.75 mm
Maximum slew rate	20 mA
Maximum supply voltage	3.6 V
Minimum supply voltage	3 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	TIN LEAD
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	3.9 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, VIDEO
Base Number Matches	1

Preview

Download Datasheet

View All

25/0251

CY2411

54-MHz MPEG

Clock Generator with VCXO

Features

• Integrated phase-locked loop

• Low-jitter, high-accuracy outputs

• VCXO with analog adjust

• 3.3V Operation

Part Number

CY2411

Outputs

Input Frequency Range

13.5-MHz Pullable Crystal per

Cypress Specification

Benefits

Highest Performance PLL tailored for multimedia applications

Meets critical timing requirements in complex system designs

Large ± 150 ppm range, better linearity

Output Frequencies

1 copy of 54 MHz (3.3V)

Logic Block Diagram

13.5 XIN

OSC

XOUT

Pin Configuration

OUTPUT

DIVIDER

VCO

54 MHz

CY2411

8-pin SOIC

XIN

AVDD

VCXO

AVSS

XOUT

VSS

54 MHz

VDD

VCXO

PLL

AVDD VDD

AVSS

VSS

Cypress Semiconductor Corporation

Document #: 38-07193 Rev. **

•

3901 North First Street

•

San Jose

•

CA 95134 • 408-943-2600

Revised November 5, 2001

CY2411SC Related Products

	CY2411SC	CY2411SCT
Description	Video Clock Generator, 54MHz, CMOS, PDSO8, 0.150 INCH, SOIC-8	Clock Generator, PDSO8,
package instruction	0.150 INCH, SOIC-8	SOP, SOP8,.25
Reach Compliance Code	compliant	compliant
JESD-30 code	R-PDSO-G8	R-PDSO-G8
Number of terminals	8	8
Maximum operating temperature	70 °C	70 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	SOP
Encapsulate equivalent code	SOP8,.25	SOP8,.25
Package shape	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE
power supply	3.3 V	3.3 V
Certification status	Not Qualified	Not Qualified
Maximum slew rate	20 mA	20 mA
Nominal supply voltage	3.3 V	3.3 V
surface mount	YES	YES
Temperature level	COMMERCIAL	COMMERCIAL
Terminal form	GULL WING	GULL WING
Terminal pitch	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL
Base Number Matches	1	1

Recommended Resources

Do you know about 600V small smart power devices?

PLC multi-step machine tool control ladder diagram

Control input start charging circuit diagram b

Parallel regulated power supply

500Hz signal generator circuit

Computer floor fan circuit diagram 01

Regarding the macro definition of registers in the header file, please advise!: When looking at the header file of 2410, I found that some registers are defined with *(volatile unsigned char *) and some are defined with *(volatile unsigned *). Why is this? What is the difference ...; jackylam Embedded System

Five tips for using smart TV: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:56[/i] Tip 1: Is the content rich? When we enter the store, the first confusion that smart TVs give us is the endless stream of smart s...; 探路者 Mobile and portable

Fujitsu Home IoT Terminal DIY Activity--Summary of the Room Section: [b][size=5]Due to various reasons, I have been delaying the completion of the home IoT-room part. I would like to apologize to the forum and my team members here!! [/size][/b] [b][size=5]Thanks to Fuj...; IC爬虫 DIY/Open Source Hardware

Recruitment: Software Engineer (Nanjing): Our company is a professional company headquartered in Hong Kong, mainly engaged in semiconductor business, solution design, development and promotion. We have mature product solutions and design team...; eyeshot Embedded System

Three articles on FPGA FFT design: Three articles on FPGA FFT design...; xiao_cong DSP and ARM Processors

The modified send packet of passthru does not work on the 8139 network card: I modified the passthru code and added a modification function I wrote to MPSendPackets. I just made a simple modification to modify the TTL value of the IP packet sent out. I tested it on my own comp...; horse.wang Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components