EEWORLDEEWORLDEEWORLD

Part Number

Search

CA3240AE1

Description

CA3240AE1 amplifier basic information:

CA3240AE1 is an OPERATIONAL AMPLIFIER. Commonly used packaging methods are DIP, DIP14,.3

CA3240AE1 amplifier core information:

The minimum operating temperature of the CA3240AE1 is -40 °C and the maximum operating temperature is 85 °C. Maximum bias current at 25°C: 0.00004 µA

How to simply check the efficiency of an amplifier? Looking at its slew rate, the nominal slew rate of CA3240AE1 is 7 V/us. The maximum slew rate of CA3240AE1 given by the manufacturer is 12 mA. Its minimum voltage gain is 20000. When the op amp is used in a closed loop, at a specified closed loop gain (usually 1 or 2, 10, etc.), the frequency when the CA3240AE1 gain becomes 0.707 times the low frequency gain is 4500 kHz.

The nominal supply voltage of CA3240AE1 is 15 V, and its corresponding nominal negative supply voltage is -15 V. The input offset voltage of CA3240AE1 is 5000 µV (input offset voltage: the compensation voltage added between the two input terminals to make the output terminal of the operational amplifier 0V (or close to 0V).)

Relevant dimensions of CA3240AE1:

CA3240AE1 has 14 terminals. Its terminal position type is: DUAL. Terminal pitch is 2.54 mm.

CA3240AE1 amplifier additional information:

CA3240AE1 adopts the VOLTAGE-FEEDBACK architecture. It belongs to the low-bias class of amplifiers. It does not belong to the low offset class of amplifiers. The frequency compensation status of CA3240AE1 is: YES. Its temperature grade is: INDUSTRIAL.

The CA3240AE1 is not Rohs certified. The corresponding JESD-30 code is: R-PDIP-T14. The corresponding JESD-609 code is: e0. The package code of CA3240AE1 is: DIP. The materials used in the CA3240AE1 package are mostly PLASTIC/EPOXY.

The package shape is RECTANGULAR. The CA3240AE1 package pin format is: IN-LINE. Its terminal form is: THROUGH-HOLE.

CategoryAnalog mixed-signal IC    Amplifier circuit   
File Size345KB,14 Pages
ManufacturerHarris
Websitehttp://www.harris.com/
Alternative parts:CA3240AE1
Download Datasheet Parametric Compare View All

CA3240AE1 Overview

CA3240AE1 amplifier basic information:

CA3240AE1 is an OPERATIONAL AMPLIFIER. Commonly used packaging methods are DIP, DIP14,.3

CA3240AE1 amplifier core information:

The minimum operating temperature of the CA3240AE1 is -40 °C and the maximum operating temperature is 85 °C. Maximum bias current at 25°C: 0.00004 µA

How to simply check the efficiency of an amplifier? Looking at its slew rate, the nominal slew rate of CA3240AE1 is 7 V/us. The maximum slew rate of CA3240AE1 given by the manufacturer is 12 mA. Its minimum voltage gain is 20000. When the op amp is used in a closed loop, at a specified closed loop gain (usually 1 or 2, 10, etc.), the frequency when the CA3240AE1 gain becomes 0.707 times the low frequency gain is 4500 kHz.

The nominal supply voltage of CA3240AE1 is 15 V, and its corresponding nominal negative supply voltage is -15 V. The input offset voltage of CA3240AE1 is 5000 µV (input offset voltage: the compensation voltage added between the two input terminals to make the output terminal of the operational amplifier 0V (or close to 0V).)

Relevant dimensions of CA3240AE1:

CA3240AE1 has 14 terminals. Its terminal position type is: DUAL. Terminal pitch is 2.54 mm.

CA3240AE1 amplifier additional information:

CA3240AE1 adopts the VOLTAGE-FEEDBACK architecture. It belongs to the low-bias class of amplifiers. It does not belong to the low offset class of amplifiers. The frequency compensation status of CA3240AE1 is: YES. Its temperature grade is: INDUSTRIAL.

The CA3240AE1 is not Rohs certified. The corresponding JESD-30 code is: R-PDIP-T14. The corresponding JESD-609 code is: e0. The package code of CA3240AE1 is: DIP. The materials used in the CA3240AE1 package are mostly PLASTIC/EPOXY.

The package shape is RECTANGULAR. The CA3240AE1 package pin format is: IN-LINE. Its terminal form is: THROUGH-HOLE.

CA3240AE1 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerHarris
package instructionDIP, DIP14,.3
Reach Compliance Codeunknown
ECCN codeEAR99
Amplifier typeOPERATIONAL AMPLIFIER
ArchitectureVOLTAGE-FEEDBACK
Maximum bias current (IIB) at 25C0.00004 µA
Minimum Common Mode Rejection Ratio70 dB
Nominal Common Mode Rejection Ratio90 dB
frequency compensationYES
Maximum input offset voltage5000 µV
JESD-30 codeR-PDIP-T14
JESD-609 codee0
low-biasYES
low-dissonanceNO
Negative supply voltage upper limit-18 V
Nominal Negative Supply Voltage (Vsup)-15 V
Number of functions2
Number of terminals14
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Encapsulate equivalent codeDIP14,.3
Package shapeRECTANGULAR
Package formIN-LINE
power supply5/+-15 V
Certification statusNot Qualified
Nominal slew rate7 V/us
Maximum slew rate12 mA
Supply voltage upper limit18 V
Nominal supply voltage (Vsup)15 V
surface mountNO
technologyBIMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Nominal Uniform Gain Bandwidth4500 kHz
Minimum voltage gain20000
Base Number Matches1
S E M I C O N D U C T O R
CA3240, CA3240A
Dual, 4.5MHz, BiMOS Operational Amplifier
with MOSFET Input/Bipolar Output
Description
The CA3240A and CA3240 are dual versions of the popular
CA3140 series integrated circuit operational amplifiers. They
combine the advantages of MOS and bipolar transistors on the
same monolithic chip. The gate-protected MOSFET (PMOS)
input transistors provide high input impedance and a wide
common-mode input voltage range (typically to 0.5V below the
negative supply rail). The bipolar output transistors allow a wide
output voltage swing and provide a high output current capability.
The CA3240A and CA3240 are compatible with the industry
standard 1458 operational amplifiers in similar packages.The off-
set null feature is available only when these types are supplied in
the 14 lead PDIP package (E1 suffix).
November 1996
Features
• Dual Version of CA3140
• Internally Compensated
• MOSFET Input Stage
- Very High Input Impedance (Z
IN
) 1.5TΩ (Typ)
- Very Low Input Current (I
I
) 10pA Typ. at
±15V
- Wide Common-Mode Input Voltage Range (V
ICR
):
Can Be Swung 0.5V Below Negative Supply Voltage
Rail
• Directly Replaces Industry Type 741 in Most
Applications
Applications
• Ground Referenced Single Amplifiers in Automobile
and Portable Instrumentation
• Sample and Hold Amplifiers
• Long Duration Timers/Multivibrators (Microseconds-
Minutes-Hours)
• Photocurrent Instrumentation
• Intrusion Alarm System
• Comparators
• Instrumentation Amplifiers
• Active Filters
• Function Generators
• Power Supplies
Ordering Information
PART NUMBER
CA3240AE
CA3240AE1
CA3240E
CA3240E1
TEMP.
RANGE (
o
C)
-40 to 85
-40 to 85
-40 to 85
-40 to 85
PACKAGE
8 Ld PDIP
14 Ld PDIP
8 Ld PDIP
14 Ld PDIP
PKG.
NO.
E8.3
E14.3
E8.3
E14.3
Pinouts
CA3240, CA3240A, (PDIP)
TOP VIEW
OUTPUT (A)
INV.
INPUT (A)
NON-INV.
INPUT (A)
V-
1
2
3
4
8 V+
7 OUTPUT
INV.
6 INPUT (B)
5 NON-INV.
INPUT (B)
Functional Diagram
2mA
4mA
V+
BIAS CIRCUIT
CURRENT SOURCES
AND REGULATOR
200µA
+
1.6mA
200µA
2µA
2mA
OUT-
PUT
CA3240, CA3240A, (PDIP)
TOP VIEW
INV.
INPUT (A)
NON-INV.
INPUT (A)
OFFSET
NULL (A)
V-
OFFSET
NULL (B)
NON - INV.
INPUT (B)
INV.
INPUT (B)
1
2
3
4
5
6
7
OFFSET
14 NULL (A)
13 V+
12 OUTPUT (A)
11 NC
10 OUTPUT (B)
9 V+
OFFSET
8
NULL (B)
IN-
PUT
A
10
A
10,000
A
1
-
C
1
12pF
V-
OFFSET NULL
NOTE: Only available with 14 lead DIP (E1 Suffix).
Pins 9 and 13 internally connected through approximately 3Ω.
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright
©
Harris Corporation 1996
File Number
1050.3
3-115

CA3240AE1 Related Products

CA3240AE1 CA3240AE CA3240E1
Description Operational Amplifier, 2 Func, 5000uV Offset-Max, BIMOS, PDIP14 Operational Amplifier, 2 Func, 5000uV Offset-Max, BIMOS, PDIP8 Operational Amplifier, 2 Func, 15000uV Offset-Max, BIMOS, PDIP14
Is it Rohs certified? incompatible incompatible incompatible
Reach Compliance Code unknown unknown unknown
ECCN code EAR99 EAR99 EAR99
Amplifier type OPERATIONAL AMPLIFIER OPERATIONAL AMPLIFIER OPERATIONAL AMPLIFIER
Architecture VOLTAGE-FEEDBACK VOLTAGE-FEEDBACK VOLTAGE-FEEDBACK
Maximum bias current (IIB) at 25C 0.00004 µA 0.00004 µA 0.00005 µA
Minimum Common Mode Rejection Ratio 70 dB 70 dB 70 dB
Nominal Common Mode Rejection Ratio 90 dB 90 dB 90 dB
frequency compensation YES YES YES
Maximum input offset voltage 5000 µV 5000 µV 15000 µV
JESD-30 code R-PDIP-T14 R-PDIP-T8 R-PDIP-T14
JESD-609 code e0 e0 e0
low-bias YES YES YES
low-dissonance NO NO NO
Negative supply voltage upper limit -18 V -18 V -18 V
Nominal Negative Supply Voltage (Vsup) -15 V -15 V -15 V
Number of functions 2 2 2
Number of terminals 14 8 14
Maximum operating temperature 85 °C 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C -40 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code DIP DIP DIP
Encapsulate equivalent code DIP14,.3 DIP8,.3 DIP14,.3
Package shape RECTANGULAR RECTANGULAR RECTANGULAR
Package form IN-LINE IN-LINE IN-LINE
power supply 5/+-15 V 5/+-15 V 5/+-15 V
Certification status Not Qualified Not Qualified Not Qualified
Nominal slew rate 7 V/us 7 V/us 7 V/us
Maximum slew rate 12 mA 12 mA 12 mA
Supply voltage upper limit 18 V 18 V 18 V
Nominal supply voltage (Vsup) 15 V 15 V 15 V
surface mount NO NO NO
technology BIMOS BIMOS BIMOS
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE
Terminal pitch 2.54 mm 2.54 mm 2.54 mm
Terminal location DUAL DUAL DUAL
Nominal Uniform Gain Bandwidth 4500 kHz 4500 kHz 4500 kHz
Minimum voltage gain 20000 20000 20000
Maker Harris - Harris
package instruction DIP, DIP14,.3 DIP, DIP8,.3 -
Base Number Matches 1 1 -
Boring question, about stm32ad, please moderator and friends, thank you in advance
Hello everyone. I would like to ask you a question; Regarding the sampling of the stm32AD injection group, we have two methods to obtain the results of AD conversion. Method one is: directly read the ...
jonny0811 stm32/stm8
How to lead a team in an electronic design competition?
[i=s]This post was last edited by paulhyde on 2014-9-15 09:36[/i] We are all busy looking for information about the electronic design competition. However, if we want to win the competition, we have u...
小平无间道 Electronics Design Contest
Touching people's beginner creativity
Kind of interesting... When I see it, I'll give it to you... Haha......
zhjzh72_2004 Analog electronics
Ask a question about 44b0 program jump
44b0 + norflash For some reason, my program cannot be placed at address 0 of flash. I placed the program at address 0x8000. The program at address 0 is for booting. Developed using keil uvision3, the ...
hzj000 Embedded System
(Newbie) Timer A makes P1.0 port output square wave
#include void main( void ) { WDTCTL = WDTPW + WDTHOLD; //Turn off watchdog P1DIR |= 0x01; //Set P1.0 as output CCTL0 = CCIE; //CCTL0 interrupt enable CCR0 = 50000; //Initialize counter value to 5000 T...
水木未名 Microcontroller MCU
In the dead of night, flowers bloom on the other side
Find some friends who are interested in medical electronics... I have been reading infrared spectroscopy materials for a month. Find the organization QQ 252813559...
沧海 Medical Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1932  2591  2326  2744  1853  39  53  47  56  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号