EEWORLDEEWORLDEEWORLD

Part Number

Search

BLM21AJ601SN1J

Description
Ferrite Chip, 1 Function(s), 0.2A, EIA STD PACKAGE SIZE 0805, 2 PIN
CategoryAnalog mixed-signal IC    filter   
File Size44KB,2 Pages
ManufacturerMurata
Websitehttps://www.murata.com
Environmental Compliance  
Download Datasheet Parametric Compare View All

BLM21AJ601SN1J Overview

Ferrite Chip, 1 Function(s), 0.2A, EIA STD PACKAGE SIZE 0805, 2 PIN

BLM21AJ601SN1J Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerMurata
package instructionEIA STD PACKAGE SIZE 0805, 2 PIN
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresMONOLITHIC TYPE
shell code0805
structureChip Bead
Maximum DC resistance1.1 Ω
filter typeFERRITE CHIP
maximum frequency100 MHz
minimum frequency100 MHz
high0.85 mm
JESD-609 codee3
length2 mm
MaterialFerrite
Installation typeSURFACE MOUNT
Number of functions1
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output impedance600 OHM Ω
method of packingTAPE AND REEL
physical sizeL2.0XB1.25XH0.85 (mm)/L0.079XB0.049XH0.033 (inch)
Rated current0.2 A
Terminal surfaceTin (Sn)
width1.25 mm
Noise Suppression Products/EMI Suppression Filters > Chip EMIFILr Inductor Type > Chip Ferrite Beads
Data Sheet
1
Chip EMIFILr Inductor Type
Chip Ferrite Beads
BLM21A Series (0805 Size)
o
For your new designs, alternative parts should be used. These parts should be used only for existing design. Please consult with us for details.
I
Dimension
0.5±0.2
I
Equivalent Circuit
2.0±0.2
1.25±0.2
0.85±0.2
(Resistance element becomes dominant
at high frequencies.)
EIA CODE : 0805
(in mm)
I
Packaging
Code
D
J
B
Packaging
180mm Paper Tape
330mm Paper Tape
Bulk(Bag)
Minimum Quantity
4000
10000
1000
I
Rated Value (p: packaging code)
Part Number
BLM21AJ401SN1p
BLM21AJ601SN1p
BLM21AH102SN1p
Impedance
(at 100MHz/20°C)
400ohm±25%
600ohm±25%
1000ohm±25%
Impedance
(at 1GHz/20°C)
-
-
-
Rated Current
200mA
200mA
200mA
DC Resistance(max.)
0.85ohm
1.10ohm
0.45ohm
Operating
Temperature Range
-55°C to +125°C
-55°C to +125°C
-55°C to +85°C
Number of Circuits
1
1
1
I
Impedance-Frequency Characteristics
BLM21AJ401SN1
500
I
Impedance-Frequency Characteristics
BLM21AJ601SN1
800
400
600
Impedance (ohm)
Impedance (Ω)
Z
R
400
300
Z
R
200
200
100
X
X
0
1
10
Frequency (MHz)
100
1000
0
1
10
100
Frequency (MHz)
1000
Continued on the following page.
o
This data sheet is applied for CHIP FERRITE BEAD used for General Electronics equipment for your design.
!
Note:
1. This datasheet is downloaded from the website of Murata Manufacturing co., ltd. Therefore, it’s specifications are subject to change or our
products in it may be discontinued without advance notice. Please check with our sales representatives or product engineers before ordering.
2. This datasheet has only typical specifications because there is no space for detailed specifications. Therefore, please approve our product
specifications or transact the approval sheet for product specifications before ordering.
2007.11.1
http://www.murata.com/

BLM21AJ601SN1J Related Products

BLM21AJ601SN1J BLM21AH102SN1B BLM21AH102SN1J BLM21AJ601SN1B BLM21AJ401SN1B BLM21AJ401SN1J
Description Ferrite Chip, 1 Function(s), 0.2A, EIA STD PACKAGE SIZE 0805, 2 PIN Ferrite Chip, 1 Function(s), 0.2A, EIA STD PACKAGE SIZE 0805, 2 PIN Ferrite Chip, 1 Function(s), 0.2A, EIA STD PACKAGE SIZE 0805, 2 PIN Ferrite Chip, 1 Function(s), 0.2A, EIA STD PACKAGE SIZE 0805, 2 PIN Ferrite Chip, 1 Function(s), 0.2A, EIA STD PACKAGE SIZE 0805, 2 PIN Ferrite Chip, 1 Function(s), 0.2A, EIA STD PACKAGE SIZE 0805, 2 PIN
Is it lead-free? Lead free Lead free Lead free Lead free Lead free Lead free
Is it Rohs certified? conform to conform to conform to conform to conform to conform to
package instruction EIA STD PACKAGE SIZE 0805, 2 PIN EIA STD PACKAGE SIZE 0805, 2 PIN EIA STD PACKAGE SIZE 0805, 2 PIN 0805 0805 0805
Reach Compliance Code compliant compliant compliant compliant compliant compliant
ECCN code EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
Other features MONOLITHIC TYPE MONOLITHIC TYPE MONOLITHIC TYPE MONOLITHIC TYPE MONOLITHIC TYPE MONOLITHIC TYPE
shell code 0805 0805 0805 0805 0805 0805
structure Chip Bead Chip Bead Chip Bead Chip Bead Chip Bead Chip Bead
Maximum DC resistance 1.1 Ω 0.45 Ω 0.45 Ω 1.1 Ω 0.85 Ω 0.85 Ω
filter type FERRITE CHIP FERRITE CHIP FERRITE CHIP FERRITE CHIP FERRITE CHIP FERRITE CHIP
maximum frequency 100 MHz 100 MHz 100 MHz 100 MHz 100 MHz 100 MHz
minimum frequency 100 MHz 100 MHz 100 MHz 100 MHz 100 MHz 100 MHz
high 0.85 mm 0.85 mm 0.85 mm 0.85 mm 0.85 mm 0.85 mm
JESD-609 code e3 e3 e3 e3 e3 e3
length 2 mm 2 mm 2 mm 2 mm 2 mm 2 mm
Material Ferrite Ferrite Ferrite Ferrite Ferrite Ferrite
Installation type SURFACE MOUNT SURFACE MOUNT SURFACE MOUNT SURFACE MOUNT SURFACE MOUNT SURFACE MOUNT
Number of functions 1 1 1 1 1 1
Maximum operating temperature 125 °C 85 °C 85 °C 125 °C 125 °C 125 °C
Minimum operating temperature -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C
Output impedance 600 OHM Ω 1000 OHM Ω 1000 OHM Ω 600 OHM Ω 400 OHM Ω 400 OHM Ω
method of packing TAPE AND REEL BULK TAPE AND REEL BULK BULK TAPE AND REEL
physical size L2.0XB1.25XH0.85 (mm)/L0.079XB0.049XH0.033 (inch) L2.0XB1.25XH0.85 (mm)/L0.079XB0.049XH0.033 (inch) L2.0XB1.25XH0.85 (mm)/L0.079XB0.049XH0.033 (inch) L2.0XB1.25XH0.85 (mm)/L0.079XB0.049XH0.033 (inch) L2.0XB1.25XH0.85 (mm)/L0.079XB0.049XH0.033 (inch) L2.0XB1.25XH0.85 (mm)/L0.079XB0.049XH0.033 (inch)
Rated current 0.2 A 0.2 A 0.2 A 0.2 A 0.2 A 0.2 A
Terminal surface Tin (Sn) Tin (Sn) Tin (Sn) Tin (Sn) Tin (Sn) Tin (Sn)
width 1.25 mm 1.25 mm 1.25 mm 1.25 mm 1.25 mm 1.25 mm
Maker Murata Murata Murata Murata - -
[Circuit Show] Analog Karaoke Accompaniment Amplifier Diagram
This circuit can remove the singing voice in stereo and leave only the accompaniment music. If the singing voice in the stereo signal is input from the 2 (reverse input terminal) and 3 (same-input ter...
子乐 Analog electronics
[Design Tools] Detailed explanation of multi-clock design strategies for FPGAs in large designs
When implementing a large design using an FPGA, you may need the FPGA to have multiple data paths running with multiple clocks. This multi-clock FPGA design must be carefully considered, and attention...
GONGHCU FPGA/CPLD
The team takes on embedded development in WINCE and LINUX
Have the experience of BSP porting for Linux, WinCE, Windows Mobile6 for various hardware platforms (S3C2410, S3C2440, S3C6410, EP9315, BF536, BF533, AU1200, MX21, MX31, PXA270, PXA310, Omap750, Omap8...
hoohoo2002 Linux and Android
[Transfer] Turbo code: the end of a glorious era
Original text address: The end of an era [align=left]In Lisbon, Portugal, at 00:23 a.m. on October 14, local time, 3GPP RAN1 determined LDPC as the 5G standard New Radio (NR) long code coding scheme. ...
白丁 FPGA/CPLD
AIS3624DQ three-axis acceleration sensor package and code
Data sheet:Code:Package:Official evaluation board gerber file:AIS3624DQ schematic and PCB package are the same as AIS328DQ...
littleshrimp MEMS sensors
Methods and Techniques for Learning Circuit Diagrams (2nd Edition)
"Methods and Techniques for Learning Circuit Diagrams (2nd Edition)" has 9 chapters. The content includes: overview, structural principles and characteristics of components, circuit diagram examples, ...
arui1999 Download Centre

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 373  341  32  2570  1855  8  7  1  52  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号