3JS1-R datasheet, PDF - EEWORLD Datasheet

3JS1-R: DescriptionTIME LAG BLOW ELECTRIC FUSE, 1.25A, 350VAC, 140VDC, 100A (IR), INLINE/HOLDER; CategoryCircuit protection; File Size474KB，2 Pages; ManufacturerBel; Websitehttp://www.belfuse.com

Download Datasheet Parametric View All

3JS1-R Overview

TIME LAG BLOW ELECTRIC FUSE, 1.25A, 350VAC, 140VDC, 100A (IR), INLINE/HOLDER

Parameter Name	Attribute value
Rated voltage (AC)	350 V
Rated voltage (DC)	140 V
Maximum operating temperature	125 Cel
Minimum operating temperature	-55 Cel
Processing package description	ROHS COMPLIANT
Lead-free	Yes
EU RoHS regulations	Yes
China RoHS regulations	Yes
state	ACTIVE
Rated current	1.25 A
terminal coating	MATTE TIN
Installation features	INLINE/HOLDER
Manufacturer Series	2JS
high	13.8 mm
length or diameter	5.1 mm
Terminal shape	END CAP
Electric fuse	ELECTRIC FUSE
Rated joule integral	9.3 J
Fusing characteristics	TIME LAG
Rated breaking capacity	100 V

Set regional rules for allegro pcb design: [size=4]What is a region rule? As the name implies, it is to set the routing rules within a specified region. There are two steps to complete the region rule setting: the first step: setting the rules...; Jacktang PCB Design

MSP430+NRF2401 code, first good analysis: [align=left][color=#000][font=宋体][size=12px]Source insight is more convenient for reading unfamiliar codes. I just started using it and it is still in the honeymoon period. I always think this tool is...; qinkaiabc Microcontroller MCU

FPGA Moving Target Tracking: I am currently working on FPGA motion target tracking. I would like to find friends who have experience in this area. I hope you can give me some advice. qq398893820...; jokeboy999 FPGA/CPLD

[Repost] The importance of coupling capacitors in high-frequency circuit design: Correctly understand AC coupling capacitors In high-frequency circuit design, AC coupling capacitors are often used, either adding two direct connections between chips or adding two between the chip a...; 皇华Ameya360 Power technology

[AT-START-F403A Evaluation] Part 2 FreeRTOS system IAR environment clock configuration and serial port DMA implementation are completely pri...: [i=s]This post was last edited by uuxz99 on 2020-10-3 21:08[/i]【AT-START-F403A Review】 Part 2: FreeRTOS system implements full printf function based on IAR environment clock configuration and serial p...; uuxz99 Domestic Chip Exchange

Comprehensive Comparison between FPGA and DSP: 1) Internal resources FPGA focuses on designing hardware circuits with a certain function . The internal resources are tiny units such as VersaTiles (Actel FPGA). The internal units of FPGA are initia...; eeleader FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components