EEWORLDEEWORLDEEWORLD

Part Number

Search

A3PE600-FFG484I

Description
Field Programmable Gate Array, 600000 Gates, CMOS, PBGA484, 1 MM PITCH, FBGA-484
CategoryProgrammable logic devices    Programmable logic   
File Size1MB,168 Pages
ManufacturerActel
Websitehttp://www.actel.com/
Download Datasheet Parametric View All

A3PE600-FFG484I Overview

Field Programmable Gate Array, 600000 Gates, CMOS, PBGA484, 1 MM PITCH, FBGA-484

A3PE600-FFG484I Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerActel
package instruction1 MM PITCH, FBGA-484
Reach Compliance Codecompliant
JESD-30 codeS-PBGA-B484
JESD-609 codee0
length23 mm
Humidity sensitivity level3
Equivalent number of gates600000
Number of terminals484
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize600000 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Package shapeSQUARE
Package formGRID ARRAY
Peak Reflow Temperature (Celsius)225
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height2.44 mm
Maximum supply voltage1.575 V
Minimum supply voltage1.425 V
Nominal supply voltage1.5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTIN LEAD
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature30
width23 mm
Base Number Matches1
Advanced v0.5
ProASIC3
®
E Flash Family FPGAs
with Optional Soft ARM
®
Support
Features and Benefits
High Capacity
600 k to 3 Million System Gates
108 k to 504 kbits of True Dual-Port SRAM
Up to 616 User I/Os
130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS
Process
Live At Power-Up (LAPU) Level 0 Support
Single-Chip Solution
Retains Programmed Design When Powered Off
1 kbit of FlashROM with Synchronous Interfacing
350 MHz System Performance
3.3 V, 66 MHz 64-Bit PCI
Secure ISP Using On-Chip 128-Bit Advanced Encryption
Standard (AES) Decryption via JTAG (IEEE1532-
compliant)
FlashLock
®
to Secure FPGA Contents
1.5 V Core Voltage for Low Power
Support for 1.5-V-Only Systems
Low-Impedance Flash Switches
Segmented, Hierarchical Routing and Clock Structure
Ultra-Fast Local and Long-Line Network
Enhanced High-Speed, Very-Long-Line Network
High-Performance, Low-Skew Global Network
Architecture Supports Ultra-High Utilization
®
Pro (Professional) I/O
700 Mbps DDR, LVDS-Capable I/Os
1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation
Bank-Selectable I/O Voltages – Up to 8 Banks per Chip
Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V/
2.5 V/1.8 V/1.5 V, 3.3 V PCI/ 3.3 V PCI-X, and LVCMOS
2.5 V/5.0 V Input
Differential I/O Standards: LVPECL, LVDS, BLVDS, and
M-LVDS
Voltage-Referenced I/O Standards: GTL+ 2.5 V/3.3 V,
GTL 2.5 V/3.3 V, HSTL Class I and II, SSTL2 Class I and II,
SSTL3 Class I and II
I/O Registers on Input, Output, and Enable Paths
Hot-Swappable and Cold Sparing I/Os
Programmable Output Slew Rate and Drive Strength
Programmable Input Delay
Schmitt-Trigger Option on Single-Ended Inputs
Weak Pull-Up/Down
IEEE1149.1 (JTAG) Boundary Scan Test
Pin-Compatible Packages Across the ProASIC3E Family
Six CCC Blocks, Each with an Integrated PLL
Flexible Phase-Shift, Multiply/Divide, and Delay
Capabilities
Wide Input Frequency Range (1.5 MHz to 350 MHz)
Variable-Aspect Ratio 4,608-Bit RAM Blocks (x1, x2, x4,
x9, x18 Organizations Available)
True Dual-Port SRAM (except x18)
24 SRAM and FIFO Configurations with Synchronous
Operation up to 350 MHz
Reprogrammable Flash Technology
On-Chip User Nonvolatile Memory
High Performance
In-System Programming (ISP) and Security
Clock Conditioning Circuit (CCC) and PLL
Low Power
SRAMs and FIFOs
High-Performance Routing Hierarchy
Soft ARM7™ Core Support in M7 ProASIC3E
Devices
CoreMP7Sd (with debug) and CoreMP7S (without debug)
Table 1 •
ProASIC3E Product Family
A3PE600
1
ProASIC3E Devices
ARM-Enabled ProASIC3E Devices
System Gates
VersaTiles (D-Flip-Flops)
RAM kbits (1,024 bits)
4,608 Bit Blocks
FlashROM Bits
Secure (AES) ISP
CCCs with Integrated PLLs
2
VersaNet Globals
3
I/O Banks
Maximum User I/Os
Package Pins
PQFP
FBGA
A3PE1500
M7A3PE1500
1.5 M
38,400
270
60
1k
Yes
6
18
8
439
PQ208
FG484, FG676
A3PE3000
M7A3PE3000
3M
75,264
504
112
1k
Yes
6
18
8
616
PQ208
FG484, FG896
M7A3PE600
600 k
13,824
108
24
1k
Yes
6
18
8
270
PQ208
FG256, FG484
Notes:
1. Refer to the
CoreMP7
datasheet for more information.
2. The PQ208 package has six CCCs and two PLLs.
3. Six chip (main) and three quadrant global networks are available.
4. For devices supporting lower densities, refer to the
ProASIC3 Flash FPGAs
datasheet.
April 2006
© 2006 Actel Corporation
i
See the Actel website for the latest version of the datasheet.
ADI Data Acquisition System ADUCM360 Series FAQ
[align=left][font=宋体]For the low-power, fully integrated 24-bit data acquisition system ADUCM360/1 series devices, [/font]ADI[font=宋体] experts have summarized some common problems and solutions for us...
新人不新 ADI Reference Circuit
Development board application
:)...
416561760 NXP MCU
EEWORLD University--Predictive and preventive maintenance in heat ventilation and air conditioning (HVAC) systems
Predictive and preventive maintenance in heat ventilation and air conditioning (HVAC) systems : https://training.eeworld.com.cn/course/5253This training provides an introduction to large commercial he...
hi5 Talking
Who can provide the sfr_r8l35c.h file and other related files?
邀请:[url=home.php?mod=spaceuid=41670]@maychang[/url] [url=home.php?mod=spaceuid=41786]@chunyang[/url] [url=home.php?mod=spaceuid=59433]@damiaa[/url] [url=home.php?mod=spaceuid=362416]@huo_hu[/url] [url...
深圳小花 MCU
Regarding the 2440 ADC and touch screen sampling accuracy
The ADC in 2440 is 10 bits, while the ADC in 2450 can be set to 10 bits or 12 bits. If 2440 drives a 7-inch screen and uses a 10-bit ADC, will the touch accuracy affect the handwriting input of Chines...
xingjutongxin Embedded System
Allwinner V853 heterogeneous AI intelligent vision development board - unboxing
The development of deep learning in recent years has driven the rapid development of visual chips. We are very happy to see excellent domestic visual chips like V853. In addition to NPU, this chip als...
IC爬虫 Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2137  303  1011  2370  1428  44  7  21  48  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号