V54C3256164VDF8IPC datasheet, PDF

Datasheet> All Categories > storage> storage> V54C3256164VDF8IPC

V54C3256164VDF8IPC: DescriptionSynchronous DRAM, 16MX16, 6ns, CMOS, PBGA60, ROHS COMPLIANT, MO-210, FBGA-60; Categorystorage storage; File Size728KB，56 Pages; ManufacturerProMOS Technologies Inc; Environmental Compliance

Download Datasheet Parametric View All

V54C3256164VDF8IPC Overview

Synchronous DRAM, 16MX16, 6ns, CMOS, PBGA60, ROHS COMPLIANT, MO-210, FBGA-60

V54C3256164VDF8IPC Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	ProMOS Technologies Inc
Parts packaging code	BGA
package instruction	TFBGA, BGA60,8X15,32
Contacts	60
Reach Compliance Code	compliant
ECCN code	EAR99
access mode	FOUR BANK PAGE BURST
Maximum access time	6 ns
Other features	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	125 MHz
I/O type	COMMON
interleaved burst length	1,2,4,8
JESD-30 code	R-PBGA-B60
length	13 mm
memory density	268435456 bit
Memory IC Type	SYNCHRONOUS DRAM
memory width	16
Number of functions	1
Number of ports	1
Number of terminals	60
word count	16777216 words
character code	16000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	16MX16
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	TFBGA
Encapsulate equivalent code	BGA60,8X15,32
Package shape	RECTANGULAR
Package form	GRID ARRAY, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	3.3 V
Certification status	Not Qualified
refresh cycle	8192
Maximum seat height	1.2 mm
self refresh	YES
Continuous burst length	1,2,4,8,FP
Maximum standby current	0.001 A
Maximum slew rate	0.18 mA
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	BALL
Terminal pitch	0.8 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	8 mm
Base Number Matches	1

Preview

Download Datasheet

View All

V54C3256(16/80/40)4VD*I

256Mbit SDRAM, INDUSTRIAL TEMPERATURE

3.3 VOLT, TSOP II / FBGA PACKAGE

16M X 16, 32M X 8, 64M X 4

System Frequency (f

)

Clock Cycle Time (t

CK3

)

Clock Access Time (t

AC3

) CAS Latency = 3

Clock Access Time (t

AC2

) CAS Latency = 2

166 MHz

6 ns

5.4 ns

7PC

143 MHz

7 ns

5.4 ns

143 MHz

7 ns

5.4 ns

6 ns

8PC

125 MHz

8 ns

6 ns

Features

■

4 banks x 4Mbit x 16 organization

4 banks x 8Mbit x 8 organization

4 banks x16Mbit x 4 organization

High speed data transfer rates up to 166 MHz

Full Synchronous Dynamic RAM, with all signals

referenced to clock rising edge

Single Pulsed RAS Interface

Data Mask for Read/Write Control

Four Banks controlled by BA0 & BA1

Programmable CAS Latency: 2, 3

Programmable Wrap Sequence: Sequential or

Interleave

Programmable Burst Length:

1, 2, 4, 8, and full page for Sequential Type

1, 2, 4, 8 for Interleave Type

Multiple Burst Read with Single Write Operation

Automatic and Controlled Precharge Command

Random Column Address every CLK (1-N Rule)

Power Down Mode

Auto Refresh and Self Refresh

Refresh Interval: 8192 cycles/64 ms

Available in 54 Pin TSOP II, 60 Ball FBGA, 54

Ball FBGA

LVTTL Interface

Single +3.3 V

±0.3

V Power Supply

Industrial Temperature (TA): -40C to +85C

Description

The V54C3256(16/80/40)4VD*I is a four bank

Synchronous DRAM organized as 4 banks x 4Mbit

x 16, 4 banks x 8Mbit x 8, or 4 banks x 16Mbit x 4.

The V54C3256(16/80/40)4VD*I achieves high

speed data transfer rates up to 166 MHz by employ-

ing a chip architecture that prefetches multiple bits

and then synchronizes the output data to a system

clock

All of the control, address, data input and output

circuits are synchronized with the positive edge of

an externally supplied clock.

Operating the four memory banks in an inter-

leaved fashion allows random access operation to

occur at higher rate than is possible with standard

DRAMs. A sequential and gapless data rate of up to

166 MHz is possible depending on burst length,

CAS latency and speed grade of the device.

■

Device Usage Chart

Operating

Temperature

Range

-40°C to +85°C

Package Outline

T/S

•

Access Time (ns)

•

Power

8PC

•

7PC

•

Std.

•

Temperature

Mark

V54C3256(16/80/40)4VD*I Rev. 1.1 May 2006

Recommended Resources

Computer AC power monitoring circuit

Neon lamp fuse blown indication circuit

Humidity sensor circuit

The output current is less than 10MA using the power supply circuit diagram of MAX610

Level display circuit diagram

Simple voltage controlled audio oscillator

[MSP430 Learning Notes] Load capacitance of crystal oscillator: Recently, some people have been asking how to determine the crystal load capacitance of MSP430. Generally speaking, everyone uses some empirical values and is not particularly clear about the principl...; Triton.zhang Microcontroller MCU

Help: MCU and FPGA interface hardware diagram problem: [i=s] This post was last edited by paulhyde on 2014-9-15 09:16 [/i] Hello friends; I am now designing a high-speed data acquisition system for a single-chip microcomputer and FPGA. The general idea is...; minhao1118 Electronics Design Contest

RL78/G14 development environment setup: The board sold on the forum, first install e2 studio, similar to eclipse, double-click the exe file in the CDSelect allSelect the installation pathIn progressCompletedELF custom installationAllIn prog...; suoma Talking

LPM3功耗討論: [i=s] 本帖最后由 scott123 于 2014-7-24 15:01 编辑 [/i]以下是我在TI官網下載的2553示範程式 slac485a->msp430g2xx3_wdt_02 我量測這一個功耗是60uA(亮燈多7mA) 離官方數據0.7uA差距很多有人量測的數據跟我一樣嗎#includevoid main(void) {WDTCTL = WDT_ADLY_250;// WDT 2...; scott123 Microcontroller MCU

Nippon Seiko develops steering column with new safety mechanism: Nippon Seiko announced that it has successfully developed a steering column with a new safety mechanism. In the mechanism for adjusting the steering wheel, not only has the adjustability in the up-dow...; frozenviolet Automotive Electronics

Looking for 2812 with hardware: {:1_145:} I need help to make a static display digital tube with 2812. Static is fine (preferably simple). Use PW1 port and timer to control the number 9~0 to decrease. I can't install 3.3 on Windows ...; Yoonjae DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components