EEWORLDEEWORLDEEWORLD

Part Number

Search

ACS112D/SAMPLE-02

Description
J-K Flip-Flop, AC Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, CMOS, CDIP16, SIDE BRAZED, DIP-16
Categorylogic    logic   
File Size196KB,3 Pages
ManufacturerHarris
Websitehttp://www.harris.com/
Download Datasheet Parametric Compare View All

ACS112D/SAMPLE-02 Overview

J-K Flip-Flop, AC Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, CMOS, CDIP16, SIDE BRAZED, DIP-16

ACS112D/SAMPLE-02 Parametric

Parameter NameAttribute value
MakerHarris
package instructionDIP,
Reach Compliance Codeunknown
seriesAC
JESD-30 codeR-CDIP-T16
Logic integrated circuit typeJ-K FLIP-FLOP
Number of digits2
Number of functions2
Number of terminals16
Output polarityCOMPLEMENTARY
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
propagation delay (tpd)21 ns
Certification statusNot Qualified
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Trigger typeNEGATIVE EDGE
width7.62 mm
Base Number Matches1

ACS112D/SAMPLE-02 Related Products

ACS112D/SAMPLE-02 5962F9670401VXC ACS112K/SAMPLE-02 ACS112D/SAMPLE 5962F9670401VEC ACS112K/SAMPLE ACS112HMSR
Description J-K Flip-Flop, AC Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, CMOS, CDIP16, SIDE BRAZED, DIP-16 J-K Flip-Flop, AC Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, CMOS, CDFP16 J-K Flip-Flop, AC Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, CMOS, CDFP16 J-K Flip-Flop, AC Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, CMOS, CDIP16, SIDE BRAZED, DIP-16 J-K Flip-Flop, AC Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, CMOS, CDIP16, SIDE BRAZED, DIP-16 J-K Flip-Flop, AC Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, CMOS, CDFP16 J-K Flip-Flop, AC Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, CMOS
Maker Harris Harris Harris Harris Harris Harris Harris
package instruction DIP, , , DIP, DIP, , DIE,
Reach Compliance Code unknown unknown unknown unknown unknown unknown unknown
series AC AC AC AC AC AC AC
JESD-30 code R-CDIP-T16 R-CDFP-F16 R-CDFP-F16 R-CDIP-T16 R-CDIP-T16 R-CDFP-F16 X-XUUC-N16
Logic integrated circuit type J-K FLIP-FLOP J-K FLIP-FLOP J-K FLIP-FLOP J-K FLIP-FLOP J-K FLIP-FLOP J-K FLIP-FLOP J-K FLIP-FLOP
Number of digits 2 2 2 2 2 2 2
Number of functions 2 2 2 2 2 2 2
Number of terminals 16 16 16 16 16 16 16
Output polarity COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY
Package body material CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED UNSPECIFIED
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR UNSPECIFIED
Package form IN-LINE FLATPACK FLATPACK IN-LINE IN-LINE FLATPACK UNCASED CHIP
propagation delay (tpd) 21 ns 21 ns 21 ns 21 ns 21 ns 21 ns 21 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V 5 V
surface mount NO YES YES NO NO YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Terminal form THROUGH-HOLE FLAT FLAT THROUGH-HOLE THROUGH-HOLE FLAT NO LEAD
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL UPPER
Trigger type NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE
encapsulated code DIP - - DIP DIP - DIE
Base Number Matches 1 1 1 1 - - -
Introducing Huawei's PCB design specifications
Introducing Huawei's PCB design specifications...
taojl2006 PCB Design
PCB design PCB board serpentine routing purpose
Any trace on the PCB will cause delay to the signal when passing a high-frequency signal. The main function of serpentine trace design on the PCB is to compensate for the smaller delay parts in the "s...
ESD技术咨询 PCB Design
Novice help: PT035TN01 V.6 (Innolux 3.5") LCD screen image display problem
Hello everyone, I am now adjusting the LCD of PT035TN01 V.6 in wince6.0, but it has not displayed. After reading the data sheet (07/1/17), it said that to initialize the screen register, it is necessa...
wanglicha Embedded System
I need help with FPGA image processing. The software part is complete but I am confused about the hardware part.
Save the image as a raw binary file, 8 bits. Each pixel forms a two-dimensional matrix. For example, a 705*715 image is a matrix of [705][715]. I want to achieve the relief effect of the image, which ...
maosirhere FPGA/CPLD
The relationship between FLASH, RAM and ROM
[size=4] FLASH is mainly used as program storage, which is to replace the previous ROM. The biggest advantage is that it reduces the cost of the chip and can be electrically erased. At present, the li...
fish001 Analogue and Mixed Signal
lab file
Where can I download the lab files in the ti classroom video?...
1345553180 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2264  928  1019  1141  1415  46  19  21  23  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号