531NA782M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531NA782M000DGR

531NA782M000DGR: DescriptionLVDS Output Clock Oscillator, 782MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531NA782M000DGR Overview

LVDS Output Clock Oscillator, 782MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531NA782M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	782 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Conductive tube controlled charging short delay circuit 2

Working principle of series switching power supply (a)

GW-0520CH-PS switching power supply circuit diagram

light remote control switch

Simple and precise timer

Hitachi CMT2988 pillow calibration circuit

EEWORLD University Hall----【Relax for a moment】Watch the promotional videos of major manufacturers, Toshiba warmth~TI coolness~MediaTek humanity~Deyis...: [i=s] This post was last edited by Throwing Bricks and Inducing Jade on 2015-10-29 17:26[/i] [font=微软雅黑][size=3]They are all short videos of a few minutes, some are very touching, some are very humoro...; 抛砖引玉 Talking

About the problem of CAN bus node receiving filter code: When configuring the CAN message object, there will be settings for node reception filtering g_MsgObject.ulMsgID g_MsgObject.ulMsgIDMask g_MsgObject.ulFlags. For 11-bit IDs, for example, from 0x3F8 to...; tekkon Microcontroller MCU

ATMEGA 128 PCB: Without further ado, let’s get to the information!...; andycyw Microchip MCU

Customize automatic filtering with BOM reports: In PCB design, we will be involved in BOM arrangement. For a board, what components, what packages, component models, attributes, and even manufacturers are needed, all this information will be organi...; okhxyyo PCB Design

I have a 2410 development board, what tools do I use? openjtag, j-link?, u-link?.: [font=Simsun]I have a 2410 development board. My computer does not have serial and parallel ports. Which tool is better? Openjtag, j-link?, u-link?. I am not sure. Can anyone who has used it tell me a...; sunhong Embedded System

Can two 10G PHY chips be directly connected?: Can you guys help me, I don't know if the following can be implemented. The 10G PHY chip used in the design is VSC8486-11 (XUAI to XFI). Can the FPGA-VSC8486-VSC8486-FPGA method be implemented? Should...; xiaoxiao2211 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components