D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
TSB43AA82, TSB43AA82I
(iSphynx II)
1394 Integrated PHY and Link Layer Controller
for SBP 2 Products and DPP Products
Data Manual
April 2004
MSDS 1394
SLLS461F
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third-party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:
Products
Amplifiers
Data Converters
DSP
Interface
Logic
Power Mgmt
Microcontrollers
amplifier.ti.com
dataconverter.ti.com
dsp.ti.com
interface.ti.com
logic.ti.com
power.ti.com
microcontroller.ti.com
Applications
Audio
Automotive
Broadband
Digital Control
Military
Optical Networking
Security
Telephony
Video & Imaging
Wireless
Mailing Address:
Texas Instruments
Post Office Box 655303 Dallas, Texas 75265
Copyright
2004, Texas Instruments Incorporated
www.ti.com/audio
www.ti.com/automotive
www.ti.com/broadband
www.ti.com/digitalcontrol
www.ti.com/military
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/video
www.ti.com/wireless
Contents
Section
1
Title
Page
1−1
1−1
1−2
1−3
1−4
1−4
1−5
1−5
1−6
1−7
1−7
1−8
1−8
1−9
2−1
2−2
2−2
2−2
2−2
2−2
2−2
2−3
2−3
2−3
2−3
2−3
2−3
2−4
2−4
2−5
3−1
3−1
3−1
3−6
3−6
3−6
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.1
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.2
Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.3
Terminal Assignments . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.4
Terminal Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.4.1
DMA/Bulky Data Interface . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.4.2
Microcontroller/Microprocessor Signals . . . . . . . . . . . . . . . .
1.4.3
Physical Layer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.4.4
Test Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.4.5
Power Supplies . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.4.6
Miscellaneous . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.5
Terminal Assignments for TSB43AA82 . . . . . . . . . . . . . . . . . . . . . . . . .
1.5.1
144-Terminal PGE Package . . . . . . . . . . . . . . . . . . . . . . . . . .
1.5.2
176-Terminal GGW Package . . . . . . . . . . . . . . . . . . . . . . . . .
Architecture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.1
Host I/F . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.2
DMA I/F (Bulky Data I/F) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.3
Configuration Register (CFR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.4
Fast ORB Exchanger (FOX) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.5
Auto Response (AR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.6
Transaction/Timer Manager (TrMgr) . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.7
Packet Distributor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.8
Packetizer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.9
Configuration ROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.10 Link Core . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.11 PHY (and PHY Interface) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.12 FIFOs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.13 Example System Block Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.13.1
Asynchronous Mode With Separate Microcontroller
and DMA Bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.13.2
SCSI Mode With Shared Microcontroller and DMA Bus . .
Configuration Register (CFR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.1
Addressing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.2
Data Bit/Byte Order . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.3
Write/Read Access . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.4
CFR Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.4.1
Version/Revision Register at 00h . . . . . . . . . . . . . . . . . . . . .
2
3
iii
3.4.2
3.4.3
3.4.4
3.4.5
3.4.6
3.4.7
3.4.8
3.4.9
3.4.10
3.4.11
3.4.12
3.4.13
3.4.14
3.4.15
3.4.16
3.4.17
3.4.18
3.4.19
3.4.20
3.4.21
3.4.22
3.4.23
3.4.24
3.4.25
3.4.26
3.4.27
3.4.28
3.4.29
3.4.30
3.4.31
3.4.32
3.4.33
3.4.34
3.4.35
3.4.36
3.4.37
3.4.38
3.4.39
3.4.40
3.4.41
Miscellaneous Register at 04h . . . . . . . . . . . . . . . . . . . . . . . .
Control Register at 08h . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Interrupt/Interrupt Mask Registers at 0Ch/10h . . . . . . . . . .
Cycle Timer Register at 14h . . . . . . . . . . . . . . . . . . . . . . . . . .
Diagnostics Register at 18h . . . . . . . . . . . . . . . . . . . . . . . . . .
Reserved at 1Ch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PHY Access Register at 20h . . . . . . . . . . . . . . . . . . . . . . . . .
Bus Reset Register at 24h . . . . . . . . . . . . . . . . . . . . . . . . . . .
Time Limit Register at 28h . . . . . . . . . . . . . . . . . . . . . . . . . . .
ATF Status Register at 2Ch . . . . . . . . . . . . . . . . . . . . . . . . . .
ARF Status Register at 30h . . . . . . . . . . . . . . . . . . . . . . . . . .
MTQ Status Register at 34h . . . . . . . . . . . . . . . . . . . . . . . . . .
MRF Status Register at 38h . . . . . . . . . . . . . . . . . . . . . . . . . .
CTQ Status Register at 3Ch . . . . . . . . . . . . . . . . . . . . . . . . . .
CRF Status Register at 40h . . . . . . . . . . . . . . . . . . . . . . . . . .
ORB Fetch Control Register at 44h . . . . . . . . . . . . . . . . . . .
Management Agent Register at 48h . . . . . . . . . . . . . . . . . . .
Command Agent Register at 4Ch . . . . . . . . . . . . . . . . . . . . .
Agent Control Register at 50h . . . . . . . . . . . . . . . . . . . . . . . .
ORB Pointer Register 1 at 54h . . . . . . . . . . . . . . . . . . . . . . .
ORB Pointer Register 2 at 58h . . . . . . . . . . . . . . . . . . . . . . .
Agent Status Register at 5Ch . . . . . . . . . . . . . . . . . . . . . . . . .
Transaction Timer Control Register at 60h . . . . . . . . . . . . .
Transaction Timer Status Registers at 64h, 68h, 6Ch . . . .
Write-First, Write-Continue, and Write-Update Registers
at 70h, 74h, 78h . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Reserved at 7Ch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
ARF, MRF, and CRF Data Read Registers
at 80h, 84h, 88h . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Configuration ROM Control Register at 8Ch . . . . . . . . . . . .
DMA Control Register at 90h . . . . . . . . . . . . . . . . . . . . . . . . .
Bulky Interface Control Register at 94h . . . . . . . . . . . . . . . .
DTF/DRF and DTF/DRF Page Table Size Register
at 98h . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
DTF/DRF Available Register at 9Ch . . . . . . . . . . . . . . . . . . .
DTF/DRF Acknowledge Register at A0h . . . . . . . . . . . . . . .
DTF First and Continue Register at A4h . . . . . . . . . . . . . . .
DTF Update Register at A8h . . . . . . . . . . . . . . . . . . . . . . . . .
DRF Data Read Register at ACh . . . . . . . . . . . . . . . . . . . . . .
DTF Control Registers at B0h, B4h, B8h, and BCh . . . . . .
DRF Control Registers at C0h, C4h, C8h, and CCh
(DRPktz at 90h = 0)—Direct . . . . . . . . . . . . . . . . . . . . . . . . .
DRF Control Registers at C0h, C4h, C8h, and CCh
(DRPktz at 90h = 1)—Packetizer . . . . . . . . . . . . . . . . . . . . .
DRF Header Registers at D0h, D4h, D8h, and DCh . . . . .
3−7
3−8
3−9
3−10
3−10
3−11
3−11
3−11
3−12
3−12
3−13
3−13
3−14
3−14
3−15
3−16
3−17
3−17
3−17
3−18
3−18
3−19
3−20
3−21
3−22
3−22
3−22
3−23
3−23
3−25
3−26
3−26
3−26
3−27
3−27
3−27
3−27
3−29
3−30
3−31
iv
京公网安备 11010802033920号
EEWORLD
