EEWORLDEEWORLDEEWORLD

Part Number

Search

D38999/47WJ29SC

Description
29 CONTACT(S), FEMALE, MIL SERIES CONNECTOR, CRIMP, PLUG
CategoryThe connector    The connector   
File Size1MB,8 Pages
ManufacturerTE Connectivity
Websitehttp://www.te.com
Environmental Compliance
Download Datasheet Parametric View All

D38999/47WJ29SC Overview

29 CONTACT(S), FEMALE, MIL SERIES CONNECTOR, CRIMP, PLUG

D38999/47WJ29SC Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerTE Connectivity
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresSTANDARD: MIL-C-38999, POLARIZED
Back shell typeSOLID
Body/casing typePLUG
Connector typeMIL SERIES CONNECTOR
Contact to complete cooperationNOT SPECIFIED
Contact point genderFEMALE
Contact materialNOT SPECIFIED
Coupling typeTHREADED
DIN complianceNO
empty shellNO
Filter functionNO
IEC complianceNO
MIL complianceNO
Mixed contactsNO
Installation typeCABLE
OptionsGENERAL PURPOSE
Shell surfaceCADMIUM
Housing size25
Termination typeCRIMP
Total number of contacts29
Base Number Matches1
MIL-C-38999Series IV
DEUTSCH DIV SERIES
Deutsch ECD Defense Aerospace Operations
5733 W. Whittier Ave., Hemet CA (USA) 92545
Phone 909/765-2200 • FAX 909/922-1544
mil38999_ser4
©Copyright 2001 Deutsch ECD
Little surprise! Received the Ferroelectric Development Board
[local]4[/local] Thank you EEWORLD, thank you TI!...
ming1006 Microcontroller MCU
Foreigners write a thesis on class D audio amplifier design
A_Class_D_Audio_Amplifier, a thesis written by a foreigner...
linda_xia Analog electronics
FPGA Getting Started ABCs: Coding Style
[if gte mso 9]>Normal07.8 磅02falsefalsefalseMicrosoftInternetExplorer4Let me say a few words off topic first. Regarding the code style part, I tried very hard to write this part well. I revised it 4 t...
tx_xy FPGA/CPLD
Please ignore the points
Just for points...
wisper Embedded System
PCB experience
First time posting, please advise...
kaka22 PCB Design
can't open Verilog Design File
Error (10054): Verilog HDL File I/O error at moire_data.v(9): can't open Verilog Design File "E:kaifabanFPGAprojectmoire_datamoire_data1.txt" The above error always occurs when compiling. The file to ...
yjm19860704 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 131  38  2287  657  1235  3  1  47  14  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号