ASM5P2308A-1H-16-TT datasheet, PDF

Datasheet> All Categories > logic> logic> ASM5P2308A-1H-16-TT

ASM5P2308A-1H-16-TT: DescriptionPLL Based Clock Driver, 2308 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO16, 4.40 MM, TSSOP-16; Categorylogic logic; File Size388KB，18 Pages; ManufacturerPulseCore Semiconductor Corporation

Download Datasheet Parametric View All

ASM5P2308A-1H-16-TT Overview

PLL Based Clock Driver, 2308 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO16, 4.40 MM, TSSOP-16

ASM5P2308A-1H-16-TT Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	PulseCore Semiconductor Corporation
package instruction	4.40 MM, TSSOP-16
Reach Compliance Code	unknown
series	2308
Input adjustment	STANDARD
JESD-30 code	R-PDSO-G16
length	5 mm
Logic integrated circuit type	PLL BASED CLOCK DRIVER
Number of functions	1
Number of inverted outputs
Number of terminals	16
Actual output times	8
Maximum operating temperature	70 °C
Minimum operating temperature
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Same Edge Skew-Max（tskwd）	0.2 ns
Maximum seat height	1.2 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	4.4 mm
minfmax	133 MHz
Base Number Matches	1

Preview

Download Datasheet

View All

September 2005

rev 1.4

3.3V Zero-Delay Buffer

General Features

•

Zero input - output propagation delay, adjustable by

capacitive load on FBK input.

•

Multiple configurations - Refer “ASM5P2308A

Configurations “ Table.

•

Input frequency range: 15MHz to 133MHz

Multiple low-skew outputs.

•

Output-output skew less than 200pS.

Device-device skew less than 700pS.

The

ASM5P2308A

allows the input clock to be directly applied to the outputs

for chip and system testing purposes.

Multiple ASM5P2308A devices can accept the same input

clock and distribute it. In this case the skew between the

outputs of the two devices is guaranteed to be less than

700pS.

available

five

different

Two banks of four outputs, tri-stateable by two select

inputs.

configurations(Refer “ASM5P2308A Configurations” Table).

The ASM5P2308A-1 is the base part, where the output

frequencies equal the reference if there is no counter in the

feedback path. The ASM5P2308A-1H is the high-drive

version of the -1 and the rise and fall times on this device

are much faster.

•

Less than 200pS cycle-to-cycle jitter

(-1, -1H,-2, -3, -4, -5H).

•

Available in 16 pin SOIC and TSSOP packages.

3.3V operation.

Advanced 0.35µ CMOS technology.

Industrial temperature available.

The ASM5P2308A-2 allows the user to obtain 2X and 1X

frequencies on each output bank. The exact configuration

Functional Description

ASM5P2308A is a versatile, 3.3V zero-delay buffer

designed to distribute high-speed clocks. It is available in a

16 pin package. The part has an on-chip PLL which locks

to an input clock presented on the REF pin. The PLL

feedback is required to be driven to FBK pin, and can be

obtained from one of the outputs. The input-to-output

propagation delay is guaranteed to be less than 250pS,

and the output-to-output skew is guaranteed to be less than

200pS.

and output frequencies depends on which output drives the

feedback pin. The ASM5P2308A-3 allows the user to

obtain 4X and 2X frequencies on the outputs.

The ASM5P2308A-4 enables the user to obtain 2X clocks

on all outputs.

The ASM5P2308A-5H is a high-drive version with REF/2

on both banks. Thus, the part is extremely versatile, and

can be used in a variety of applications.

The ASM5P2308A has two banks of four outputs each,

which can be controlled by the select inputs as shown in

the Select Input Decoding Table. The select input also

Alliance Semiconductor

2575 Augustine Drive

•

Santa Clara, CA

•

Tel: 408.855.4900

•

Fax: 408.855.4999

•

www.alsc.com

Notice: The information in this document is subject to change without notice.

Recommended Resources

What is the general technical route for reducing stroboscopic flicker during the de-powering process of LEDs?

DC coupling circuit a that raises the base potential of VT2

Zero sequence voltage phase failure protection circuit 3

New micropower low dropout voltage regulator application circuit 05

Motorcycle battery charger circuit diagram

High voltage pulse amplitude measurer circuit diagram

[Help] Please help me look at a serial communication program: Please help me look at a serial communication program. I use the UART0 of the MSP430F149 microcontroller to communicate with the host computer, but the microcontroller can't receive the data sent by t...; ruiurijunxian Microcontroller MCU

A joke about giving up seats I saw in the group~~: I was so happy when I saw the part about "Diary of a Foreign Student" :)I don't know if you have seen it. If you have, please review it. If you haven't, please just laugh.1. Diary of a bus driver: Tod...; fish001 Talking

400 automotive electronics manufacturers gathered at CarTronics to seize "4C" business opportunities: The first " CarTronics Taipei 2006 " was held at Taipei World Trade Center Exhibition Hall 1 from August 17 to 20. One of the organizers, Taipei Automotive Electronics Business Promotion Office ( TCPO...; amethyst Automotive Electronics

Temperature test point with FR function: I plan to make a wireless temperature tag with relatively simple functions, just FRID + temperature measurement. I plan to choose a wireless radio frequency card chip for FRID, and I have found a dome...; jishuaihu Microcontroller MCU

GD32E503V-EVAL Evaluation Summary: Event details: https://bbs.eeworld.com.cn/elecplay/content/156@I love downloading【GD32E503 Review】+Hardware System and Environment Establishment [GD32E503 Review] + Transplanting TencentOS-tiny [GD32E...; okhxyyo Domestic Chip Exchange

【Design Tools】Introduction to ISE Design Process: [flash]http://www.tudou.com/v/LvxONqdJFXA/&rpid=93619453&resourceId=93619453_04_05_99/v.swf[/flash]...; 鑫海宝贝 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components