BFS60K datasheet, PDF - EEWORLD Datasheet

BFS60K: DescriptionSmall Signal Bipolar Transistor, 1A I(C), 40V V(BR)CEO, 1-Element, NPN, Silicon, TO-92 STYLE, E-LINE PACKAGE-3; CategoryDiscrete semiconductor The transistor; File Size49KB，1 Pages; ManufacturerDiodes Incorporated

Download Datasheet Parametric View All

BFS60K Overview

Small Signal Bipolar Transistor, 1A I(C), 40V V(BR)CEO, 1-Element, NPN, Silicon, TO-92 STYLE, E-LINE PACKAGE-3

Parameter Name	Attribute value
Parts packaging code	TO-92
package instruction	IN-LINE, R-PSIP-W3
Contacts	3
Reach Compliance Code	unknown
ECCN code	EAR99
Maximum collector current (IC)	1 A
Collector-emitter maximum voltage	40 V
Configuration	SINGLE
Minimum DC current gain (hFE)	100
JESD-30 code	R-PSIP-W3
JESD-609 code	e3
Humidity sensitivity level	1
Number of components	1
Number of terminals	3
Package body material	PLASTIC/EPOXY
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	260
Polarity/channel type	NPN
Certification status	Not Qualified
surface mount	NO
Terminal surface	MATTE TIN
Terminal form	WIRE
Terminal location	SINGLE
Maximum time at peak reflow temperature	40
transistor applications	SWITCHING
Transistor component materials	SILICON
Nominal transition frequency (fT)	150 MHz
Base Number Matches	1

Who has done packaging modeling?: I want to learn about package modeling. I wonder which expert can provide some information for learning....; ys3663391 PCB Design

When learning programmable IC for the first time, should I choose FPGA or CPLD? Should I choose VHDL or Verilog as the language?: When learning programmable IC for the first time, should I choose FPGA or CPLD? Should I choose VHDL or Verilog as the language?...; c709244459 Programming Basics

Please give me some advice: I'm learning STM32 recently. Through online videos, posts, etc. I've played with 51 before. I learned it by myself. But now STM32 is getting more and more confusing. I haven't learned how to create a ...; wmark stm32/stm8

The skills that an excellent PCB design engineer needs to possess.: 1. Be able to skillfully use Cadence or Mentor software layout. 2. Be able to work independently, from making devices to layout and routing to photolithography. 3. Have experience in designing various...; banni FPGA/CPLD

Analyze the circuit: I don't understand the capacitor on the base stage. Will the DC power supply not be able to provide bias current to the base stage, causing amplification distortion?...; nt06 Analog electronics

I have a question about timers, please give me some advice.: Recently I made a board, using timer 0 to count down, and when the time is up, it will enter the music subroutine (implemented by timer 1); the previous functions are all OK, but when the key jumps ou...; fangronghua MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components