EEWORLDEEWORLDEEWORLD

Part Number

Search

51760-10205203ABLF

Description
Board Connector, Female, Right Angle, Press Fit Terminal, Guide Pin, Receptacle
CategoryThe connector    The connector   
File Size259KB,3 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

51760-10205203ABLF Overview

Board Connector, Female, Right Angle, Press Fit Terminal, Guide Pin, Receptacle

51760-10205203ABLF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerAmphenol
Reach Compliance Codecompliant
Is SamacsysN
Board mount optionsHOLE .138-.163
body width0.47 inch
subject depth0.865 inch
body length3.2 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact completed and terminatedTIN
Contact point genderFEMALE
Contact materialCOPPER ALLOY
Contact resistance20 mΩ
Contact styleHYBRID
Dielectric withstand voltage2500VDC V
Durability200 Cycles
maximum insertion force.973 N
Insulation resistance500000000 Ω
insulator materialGLASS FILLED THERMOPLASTIC
Manufacturer's serial number51760
Mixed contactsYES
Installation option 1GUIDE PIN
Installation option 2LOCKING
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of connectorsONE
Maximum operating temperature105 °C
Minimum operating temperature-55 °C
Rated current (signal)3 A
GuidelineUL
reliabilityCOMMERCIAL
Terminal length0.135 inch
Termination typePRESS FIT
Evacuation force-minimum value.17792 N
Base Number Matches1
PDM: Rev:M
STATUS:
Released
Printed: Dec 20, 2010
.
Spatarn6 development board trial report-sunjie
...
sunjie19840522 FPGA/CPLD
How can I find out the maximum output power of a DCDC buck chip from its technical documentation?
[i=s]This post was last edited by dianhang on 2021-3-26 11:38[/i]For example, a typical chip will give its maximum output current, but not its maximum output power. The typical circuit given is 12V in...
dianhang Switching Power Supply Study Group
[Low Power] Altera releases low-power FPGA with 6.375+Gbps transceiver
The 1.5-nm Arria II family is the lowest power 6 Gbps transceiver solution available today. Driven by the need to support mainstream protocol standards such as PCI Express (PCIe) Gen2, SATA III, CPRI-...
cillyfly FPGA/CPLD
Questions about Quartus II
How to modify the assigned pins in Quartus II...
柳暗花明2014 FPGA/CPLD
Why is there no special section for Bluetooth technology in the forum?
Here are TI's CC25XX CC26XX, which should be considered as the Bluetooth part, and CSR ISSC and other Bluetooth, there is this demand, everyone can share their views;...
viphotman RF/Wirelessly
The ESP32 branch of MicroPython now has dual cores enabled by default
The ESP32 branch will enable dual-core support by default, and the single-core mode is defined by the following parameter: CONFIG_FREERTOS_UNICORE=y [url]https://github.com/micropython/micropython/com...
dcexpert MicroPython Open Source section

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1738  2078  428  353  721  35  42  9  8  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号