or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1-1
DS1009
Introduction_01.2
Lattice Semiconductor
Introduction
LatticeXP2 Family Data Sheet
Introduction
LatticeXP2 devices combine a Look-up Table (LUT) based FPGA fabric with non-volatile Flash cells in an architec-
ture referred to as flexiFLASH.
The flexiFLASH approach provides benefits including instant-on, infinite reconfigurability, on chip storage with
FlashBAK embedded block memory and Serial TAG memory and design security. The parts also support Live
Update technology with TransFR, 128-bit AES Encryption and Dual-boot technologies.
The LatticeXP2 FPGA fabric was optimized for the new technology from the outset with high performance and low
cost in mind. LatticeXP2 devices include LUT-based logic, distributed and embedded memory, Phase Locked
Loops (PLLs), pre-engineered source synchronous I/O support and enhanced sysDSP blocks.
The ispLEVER
®
design tool from Lattice allows large and complex designs to be efficiently implemented using the
LatticeXP2 family of FPGA devices. Synthesis library support for LatticeXP2 is available for popular logic synthesis
tools. The ispLEVER tool uses the synthesis tool output along with the constraints from its floor planning tools to
place and route the design in the LatticeXP2 device. The ispLEVER tool extracts the timing from the routing and
back-annotates it into the design for timing verification.
Lattice provides many pre-designed Intellectual Property (IP) ispLeverCORE™ modules for the LatticeXP2 family.
By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design,
increasing their productivity.
1-2
LatticeXP2 Family Data Sheet
Architecture
August 2008
Data Sheet DS1009
Architecture Overview
Each LatticeXP2 device contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Inter-
spersed between the rows of logic blocks are rows of sysMEM™ Embedded Block RAM (EBR) and a row of sys-
DSP™ Digital Signal Processing blocks as shown in Figure 2-1.
On the left and right sides of the Programmable Functional Unit (PFU) array, there are Non-volatile Memory Blocks.
In configuration mode the nonvolatile memory is programmed via the IEEE 1149.1 TAP port or the sysCONFIG™
peripheral port. On power up, the configuration data is transferred from the Non-volatile Memory Blocks to the con-
figuration SRAM. With this technology, expensive external configuration memory is not required, and designs are
secured from unauthorized read-back. This transfer of data from non-volatile memory to configuration SRAM via
wide busses happens in microseconds, providing an “instant-on” capability that allows easy interfacing in many
applications. LatticeXP2 devices can also transfer data from the sysMEM EBR blocks to the Non-volatile Memory
Blocks at user request.
There are two kinds of logic blocks, the PFU and the PFU without RAM (PFF). The PFU contains the building
blocks for logic, arithmetic, RAM and ROM functions. The PFF block contains building blocks for logic, arithmetic
and ROM functions. Both PFU and PFF blocks are optimized for flexibility allowing complex designs to be imple-
mented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array. Only one type of block is used
per row.
LatticeXP2 devices contain one or more rows of sysMEM EBR blocks. sysMEM EBRs are large dedicated 18Kbit
memory blocks. Each sysMEM block can be configured in a variety of depths and widths of RAM or ROM. In addi-
tion, LatticeXP2 devices contain up to two rows of DSP Blocks. Each DSP block has multipliers and adder/accumu-
lators, which are the building blocks for complex signal processing capabilities.
Each PIC block encompasses two PIOs (PIO pairs) with their respective sysIO buffers. The sysIO buffers of the
LatticeXP2 devices are arranged into eight banks, allowing the implementation of a wide variety of I/O standards. In
addition, a separate I/O bank is provided for programming interfaces. PIO pairs on the left and right edges of the
device can be configured as LVDS transmit/receive pairs. The PIC logic also includes pre-engineered support to
aid in the implementation of high speed source synchronous standards such as 7:1 LVDS interfaces, found in many
display applications, and memory interfaces including DDR and DDR2.
Other blocks provided include PLLs and configuration functions. The LatticeXP2 architecture provides up to four
General Purpose PLLs (GPLL) per device. The GPLL blocks are located in the corners of the device.
The configuration block that supports features such as configuration bit-stream de-encryption, transparent updates
and dual boot support is located between banks two and three. Every device in the LatticeXP2 family supports a
sysCONFIG port, muxed with bank seven I/Os, which supports serial device configuration. A JTAG port is provided
between banks two and three.
This family also provides an on-chip oscillator and Soft Error Detect (SED) capability. LatticeXP2 devices use 1.2V
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
When using c8051f060, I want to use this microcontroller to control the keyboard and display, and use 8279 to complete it. The microcontroller does not have an external memory. What I want to ask is w...
I am a beginner in C51 microcontrollers and I don't understand the port operations. I saw a program [code]#include
main() { int results; results=P2*196; ......... ......... }[/code] I checkedIn the fi...
[i=s] This post was last edited by liaowj5 on 2015-12-16 10:07 [/i] I just got the LPC4357-EVB board, and the development environment I use is LPCXpresso. When debugging the official routine dc_sa_bli...
1 Introduction
The high temperature tester is mainly used for temperature tracking measurement and data acquisition during the heating process. By systematically analyzing the test data, the...[Details]
Introduction
Power subsystems are becoming more and more integrated into the overall system. Power systems have moved from being separate "essential dangerous devices" to being monitorable...[Details]
This paper establishes a fuel cell engine test platform based on the NI integrated hardware and software environment. This platform can realize the test and control of fuel cell engines and their a...[Details]
Instrument stepper motor
The stepper motor is an open-loop control element that converts electrical pulse signals into angular displacement or linear displacement. In the case of non...[Details]
Problems such as the depletion of natural resources, air pollution, traffic congestion, and rising fossil fuel prices have forced societies and individuals to seek alternative means of transportati...[Details]
1. Disadvantages of choosing too high a voltage level
Choosing too high a voltage level will result in too high an investment and a long payback period. As the voltage level increases, the...[Details]
Motors, especially those with brushes, generate a lot of noise. This noise must be dealt with if the appliance is to meet the requirements of EMC standards. The means to solve EMC are nothing more ...[Details]
Today, with energy becoming increasingly scarce, the utilization of natural energy has become the focus of people's attention. Among various natural energies, the endless solar energy is highly fav...[Details]
1. Proposal of
reconfigurable
measurement and control system
The measurement and control system generally refers to a system based on
computers
to realize data acquisition a...[Details]
A stepper motor is an electromagnetic mechanical device that converts an electrical pulse signal into an angular displacement or a linear displacement. The stability and reliability of a stepper mo...[Details]
LED is the abbreviation of the English word. Its main meanings are: LED = Light Emitting Diode, a solid-state semiconductor device that can convert electrical energy into visible light. It can dire...[Details]
introduction
When it comes to the production of mobile phone lithium-ion batteries, the first thing that comes to mind is Japan's industrialized mechanical assembly line, NOKIO, MOTOLROLA's st...[Details]
The power supply is the core component of a computer. Although it is not of high value, all computer components rely on the switching power adapter to provide energy, so the stability of a power su...[Details]
1 Introduction
Automatic Test
System The ATS (Automatic Test System) integrates all the stimulus and measurement equipment required for testing.
The computer
efficiently comp...[Details]
Microcontrollers are something that many people want to learn about and are concerned about. In most websites, the hardware requirements are generally as follows:
1. You need a computer, prefer...[Details]
Embedded System
京公网安备 11010802033920号
EEWORLD
