or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1-1
Introduction_01.4
Introduction
LatticeECP/EC Family Data Sheet
Introduction
The LatticeECP/EC family of FPGA devices is optimized to deliver mainstream FPGA features at low cost. For
maximum performance and value, the LatticeECP™ (EConomy Plus) FPGA concept combines an efficient FPGA
fabric with high-speed dedicated functions. Lattice’s first family to implement this approach is the LatticeECP-
DSP™ (EConomy Plus DSP) family, providing dedicated high-performance DSP blocks on-chip. The LatticeEC™
(EConomy) family supports all the general purpose features of LatticeECP devices without dedicated function
blocks to achieve lower cost solutions.
The LatticeECP/EC FPGA fabric, which was designed from the outset with low cost in mind, contains all the critical
FPGA elements: LUT-based logic, distributed and embedded memory, PLLs and support for mainstream I/Os.
Dedicated DDR memory interface logic is also included to support this memory that is becoming increasingly prev-
alent in cost-sensitive applications.
The ispLEVER
®
design tool suite from Lattice allows large complex designs to be efficiently implemented using the
LatticeECP/EC FPGA family. Synthesis library support for LatticeECP/EC is available for popular logic synthesis
tools. The ispLEVER tool uses the synthesis tool output along with the constraints from its floor planning tools to
place and route the design in the LatticeECP/EC device. The ispLEVER tool extracts the timing from the routing
and back-annotates it into the design for timing verification.
Lattice provides many pre-designed IP (Intellectual Property) ispLeverCORE™ modules for the LatticeECP/EC
family. By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their
design, increasing their productivity.
1-2
LatticeECP/EC Family Data Sheet
Architecture
September 2012
Data Sheet
Architecture Overview
The LatticeECP-DSP and LatticeEC architectures contain an array of logic blocks surrounded by Programmable I/
O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM Embedded Block RAM (EBR), as
shown in Figures 2-1 and 2-2. In addition, LatticeECP-DSP supports an additional row of DSP blocks, as shown in
Figure 2-2.
There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and Programmable Functional unit
without RAM/ROM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM and register func-
tions. The PFF block contains building blocks for logic, arithmetic and ROM functions. Both PFU and PFF blocks
are optimized for flexibility, allowing complex designs to be implemented quickly and efficiently. Logic Blocks are
arranged in a two-dimensional array. Only one type of block is used per row. The PFU blocks are used on the out-
side rows. The rest of the core consists of rows of PFF blocks interspersed with rows of PFU blocks. For every
three rows of PFF blocks there is a row of PFU blocks.
Each PIC block encompasses two PIOs (PIO pairs) with their respective sysI/O interfaces. PIO pairs on the left and
right edges of the device can be configured as LVDS transmit/receive pairs. sysMEM EBRs are large dedicated fast
memory blocks. They can be configured as RAM or ROM.
The PFU, PFF, PIC and EBR Blocks are arranged in a two-dimensional grid with rows and columns as shown in
Figure 2-1. The blocks are connected with many vertical and horizontal routing channel resources. The place and
route software tool automatically allocates these routing resources.
At the end of the rows containing the sysMEM Blocks are the sysCLOCK Phase Locked Loop (PLL) Blocks. These
PLLs have multiply, divide and phase shifting capability; they are used to manage the phase relationship of the
clocks. The LatticeECP/EC architecture provides up to four PLLs per device.
Every device in the family has a JTAG Port with internal Logic Analyzer (ispTRACY) capability. The sysCONFIG™
port which allows for serial or parallel device configuration. The LatticeECP/EC devices use 1.2V as their core volt-
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
KT-0003B is a special integrated circuit designed for pyroelectric infrared sensors. It adopts the most advanced control technology, which greatly reduces the number of peripheral components, saves sp...
When I call SetupDiRegisterCoDeviceInstallers, the error message is that the path is incorrect. What path information does this function involve? Why doesn't it work in 64-bit? It works in 32-bit...
[i=s]This post was last edited by mcu200689 on 2018-6-6 22:06[/i] Keil4 has always been installed on my computer. After I got the development board, I found that many people now use keil5 or above. I ...
Since PXA270 has only one SDIO interface, we need to use an external chip to expand at least two SDIOs to implement iNand, SD card, and SDIO wifi modules. Has anyone done this kind of expansion? What ...
Thanks to eeworld and dfrobot for providing new product trials. This time, we received an easy-to-use artificial intelligence visual sensor (HuskyLens), which has 6 built-in functions: face recognitio...
Brief summary of the problem: Use the official library to write SDIO SD card reading and writing programs. During the card initialization process, the SD_PowerON() function performs power-on and ident...
Most of the houses we live in now are elevator buildings, mainly because it is more convenient to go up and down the stairs! It can also make life more comfortable. It even helps to increase the ad...[Details]
On August 21, WeRide officially launched WePilot AiDrive, a one-stage end-to-end assisted driving solution developed in cooperation with Bosch. This comes only half a year after the two parties' "t...[Details]
On August 22, according to the Ministry of Industry and Information Technology's official website, my country's first mandatory national standard for the control of hazardous substances in electric...[Details]
Tires are a very important component for cars. They are related to the driving experience of the vehicle. We are almost inseparable from cars in our daily lives. For tires, according to the role of...[Details]
Wearable technology is taking off, with applications evolving rapidly, from smartwatches to fitness trackers and even smart wigs! Bluetooth Smart is at the center of this revolution. This is the se...[Details]
AI distributed rendering architecture improves mobile phone rendering capabilities, and game performance tests can check frame generation indicators in real time
Shanghai, China, Aug...[Details]
The transition to SDVs (software-defined vehicles) involves more than just replacing parts; rather, it involves the organic connection of various elements, from internal vehicle systems to ext...[Details]
The number of new energy vehicles in use is increasing, and there are multiple choices available. New energy vehicles can be divided into hybrid and pure electric, and the types of hybrid include m...[Details]
System Principle
According to the average imbalance rate of the branch three-phase phase line load and the average value of the branch phase line current, the adjustment of the phase line load...[Details]
On August 18, Zhiyuan Robotics released information showing that the company's entire product line is officially on sale.
The full range of products launched this time includes six major produ...[Details]
We often notice that some safety light curtains have EDM function. What does EDM mean here? What is its function?
The full name of EDM is External Device Monitor, which means external device m...[Details]
Due to their small size and form factor, there are few existing printed circuit board standards for the growing wearable IoT market. Until these standards emerge, we must rely on knowledge gained f...[Details]
In recent years, portable electronic devices such as mobile phones, digital cameras, music players, tablets, ultrabooks, and laptops have become almost a necessity, raising safety concerns. Besides...[Details]
01 Introduction
In the race to develop end-to-end autonomous driving, algorithm iteration speed far outstrips the testing capabilities of the physical world. Relying solely on road testing is ...[Details]
2. LED display structure and classification
By properly connecting LED chips (including series and parallel connections) and employing appropriate optical structures, light-emitting segments o...[Details]
Mobile and portable
京公网安备 11010802033920号
EEWORLD
