or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1-1
Introduction_01.4
Introduction
LatticeECP/EC Family Data Sheet
Introduction
The LatticeECP/EC family of FPGA devices is optimized to deliver mainstream FPGA features at low cost. For
maximum performance and value, the LatticeECP™ (EConomy Plus) FPGA concept combines an efficient FPGA
fabric with high-speed dedicated functions. Lattice’s first family to implement this approach is the LatticeECP-
DSP™ (EConomy Plus DSP) family, providing dedicated high-performance DSP blocks on-chip. The LatticeEC™
(EConomy) family supports all the general purpose features of LatticeECP devices without dedicated function
blocks to achieve lower cost solutions.
The LatticeECP/EC FPGA fabric, which was designed from the outset with low cost in mind, contains all the critical
FPGA elements: LUT-based logic, distributed and embedded memory, PLLs and support for mainstream I/Os.
Dedicated DDR memory interface logic is also included to support this memory that is becoming increasingly prev-
alent in cost-sensitive applications.
The ispLEVER
®
design tool suite from Lattice allows large complex designs to be efficiently implemented using the
LatticeECP/EC FPGA family. Synthesis library support for LatticeECP/EC is available for popular logic synthesis
tools. The ispLEVER tool uses the synthesis tool output along with the constraints from its floor planning tools to
place and route the design in the LatticeECP/EC device. The ispLEVER tool extracts the timing from the routing
and back-annotates it into the design for timing verification.
Lattice provides many pre-designed IP (Intellectual Property) ispLeverCORE™ modules for the LatticeECP/EC
family. By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their
design, increasing their productivity.
1-2
LatticeECP/EC Family Data Sheet
Architecture
September 2012
Data Sheet
Architecture Overview
The LatticeECP-DSP and LatticeEC architectures contain an array of logic blocks surrounded by Programmable I/
O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM Embedded Block RAM (EBR), as
shown in Figures 2-1 and 2-2. In addition, LatticeECP-DSP supports an additional row of DSP blocks, as shown in
Figure 2-2.
There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and Programmable Functional unit
without RAM/ROM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM and register func-
tions. The PFF block contains building blocks for logic, arithmetic and ROM functions. Both PFU and PFF blocks
are optimized for flexibility, allowing complex designs to be implemented quickly and efficiently. Logic Blocks are
arranged in a two-dimensional array. Only one type of block is used per row. The PFU blocks are used on the out-
side rows. The rest of the core consists of rows of PFF blocks interspersed with rows of PFU blocks. For every
three rows of PFF blocks there is a row of PFU blocks.
Each PIC block encompasses two PIOs (PIO pairs) with their respective sysI/O interfaces. PIO pairs on the left and
right edges of the device can be configured as LVDS transmit/receive pairs. sysMEM EBRs are large dedicated fast
memory blocks. They can be configured as RAM or ROM.
The PFU, PFF, PIC and EBR Blocks are arranged in a two-dimensional grid with rows and columns as shown in
Figure 2-1. The blocks are connected with many vertical and horizontal routing channel resources. The place and
route software tool automatically allocates these routing resources.
At the end of the rows containing the sysMEM Blocks are the sysCLOCK Phase Locked Loop (PLL) Blocks. These
PLLs have multiply, divide and phase shifting capability; they are used to manage the phase relationship of the
clocks. The LatticeECP/EC architecture provides up to four PLLs per device.
Every device in the family has a JTAG Port with internal Logic Analyzer (ispTRACY) capability. The sysCONFIG™
port which allows for serial or parallel device configuration. The LatticeECP/EC devices use 1.2V as their core volt-
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
I bought a Launchpad 5529, and I have some basic knowledge of Arduino. I am going to use Energia to develop 430. However, the program I compiled cannot be uploaded, cannot be uploaded, cannot be uploa...
[i=s]This post was last edited by jinglixixi on 2022-1-19 19:28[/i]The reason why the two development boards are compared together is actually accidental, that is, both of them use rt-thread studio as...
As shown in the figure, the level of the I2C pull-up resistor of the chip is 1.8V.
If the microcontroller controls the high level of IO to 3.3V, can it work normally?This question came up after readin...
Common problems and solutions during Linux-2.6 kernel transplantation 1. After the kernel is started, the following prompt appears and then stops: Uncompressing Linux.....................................
I went cycling last night and met a big guy. He said that this was his first time cycling in 2021. He bought some bicycle parts from overseas in the winter of 2020. Due to the epidemic and other reaso...
[align=left][b][size=14.0pt]DIY[/size][/b][b][font=宋体][size=14.0pt]Introduction:[/size][/font][/b][/align][align=left] [font=宋体][size=10.5pt]The DIY[/size][/font]I sent out this time is the final prod...
Traditional broadcasting systems generally need to be operated manually at a fixed time, and can only realize one-way broadcasting with few functions. Traditional bell ringing equipment has a singl...[Details]
1. Circuit composition
The whole circuit consists of two parts:
1. Power saving control circuit
As shown in the figure below. Including delay circuit and drive circuit.
(1) Delay ci...[Details]
1. Introduction
With the growth of parking demand, the scale of parking lots is becoming larger and larger. A lot of research has been done on intelligent parking lots in China, but most of th...[Details]
Converged processors meet scalability requirements
In current embedded system design, solutions based on MCU, DSP, FPGA and ASIC account for more than 90% of the market share. These solutions ...[Details]
As cellular phones become more advanced, the power consumption of the system during operation and the power consumption during standby are also increasing. Therefore, the power management design of...[Details]
A multi-point temperature control heating control system was designed using the SST89E564RC single-chip microcomputer and a new temperature measuring device. The heating system can be controlled in...[Details]
my country is a big country in agriculture, grain production and consumption. Grains are a necessary condition for our nation to survive and develop. The flour processing industry will exist forever w...[Details]
12v Lead Acid batteries used in trucks, cars, RVs and uninterruptible power supplies are usually rated at 12V. This circuit monitors the battery, the charge and discharge curves, gives the cu...[Details]
This paper designs a 16x16LED Chinese character display bar based on single-chip dynamic scanning control, briefly analyzes the principle of Chinese character display, and studies how the LED displ...[Details]
1. Overview
At present, an information revolution is in the ascendant around the world, led by microelectronics, computers and communication technologies, and centered on information technolog...[Details]
1 Introduction
With the improvement of people's quality of life, lamps are no longer just basic indoor lighting tools, but also a kind of practical art for architectural decoration. When ther...[Details]
Currently, each country is developing its own USB interface
charging specifications
, which leads to a major problem that a USB interface
charging
device manufactured in one country...[Details]
introduction
Steam turbines are driven by high-temperature and high-pressure steam generated by boilers to run at high speed. They are key power equipment in thermal power plants. The emergenc...[Details]
Overview
By transmitting ultrasonic energy into the human body and receiving and processing the returning reflected signals, phased array ultrasound systems can generate images of organs and s...[Details]
As the global LED market demand continues to increase, my country's LED industry will face huge opportunities in the future. However, the core LED technology and patents are basically monopolized b...[Details]
Microcontroller MCU
京公网安备 11010802033920号
EEWORLD
