8614-00-04-2-LO-11-327LF datasheet, PDF

8614-00-04-2-LO-11-327LF: Description4 CONTACT(S), MALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, SOLDER, LEAD FREE; CategoryThe connector The connector; File Size136KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

8614-00-04-2-LO-11-327LF Overview

4 CONTACT(S), MALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, SOLDER, LEAD FREE

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Amphenol
package instruction	LEAD FREE
Reach Compliance Code	compliant
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (30)
Contact completed and terminated	GOLD (30)
Contact point gender	MALE
Contact material	COPPER ALLOY
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e4
MIL compliance	NO
Manufacturer's serial number	8614
Mixed contacts	NO
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of rows loaded	2
Options	GENERAL PURPOSE
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	4
UL Flammability Code	94V-0
Base Number Matches	1

PDM: Rev:E

STATUS:

Released

Printed: Dec 04, 2009

Can you guys help me figure out the principle of this power amplifier circuit?: [img]http://deco-00.slide.com/r/1/171/dl/vOU7E6SX1z_P04CCASG_dJ2U3SYlgtcO/item[/img]...; lixinsir Analog electronics

Circuit Simulation Multisim Getting Started Guide (PDF file format): Used for circuit simulation. . Very good, detailed tutorial on essential tools for electronic development. . ....; Yound MCU

The subnet mask obtained by EVDO dial-up is always 255.0.0.0: Under the wince5.0 platform, after dialing with the 3G\EVDO module, the dial-up connection shows "connected", but the web page cannot be opened. After a while, it prompts that the connection is lost, ...; cosmo.wu Embedded System

Dynamic power management technology based on prior knowledge: Abstract: "Dynamic power management" is a design method to reduce power consumption by dynamically allocating system resources to complete system tasks with the least components or the lowest workload...; zbz0529 Power technology

【Practical tools】Visio timing diagram drawing component: The practical method of drawing timing diagram components in Visio is very simple. Download, unzip, and then put it in a fixed location. The default search location of Visio is "D:\Users Directory\My ...; 小梅哥 FPGA/CPLD

Simulating FIFO with ModelSim (Transferred): [p=26, null, left][color=rgb(82, 82, 82)][font=Arial][size=16px]Since the simulation FIFO requires clock resources, the PLL module used in the previous article is used. In the simulation of FIFO modul...; chenzhufly FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components