EEWORLDEEWORLDEEWORLD

Part Number

Search

ICS8440258AK-46

Description
FEMTOCLOCK⑩ CRYSTAL/LVCMOS-TOLVDS/LVCMOS FREQUENCY SYNTHESIZER
File Size334KB,16 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Compare View All

ICS8440258AK-46 Overview

FEMTOCLOCK⑩ CRYSTAL/LVCMOS-TOLVDS/LVCMOS FREQUENCY SYNTHESIZER

PRELIMINARY
FEMTOCLOCK™ CRYSTAL/LVCMOS-TO-
LVDS/LVCMOS FREQUENCY SYNTHESIZER
ICS8440258-46
G
ENERAL
D
ESCRIPTION
The ICS8440258-46 is an 8 output synthesizer
optimized to generate Ethernet clocks and a
HiPerClockS™
member of the HiPerClock S ™ family of high
performance clock solutions from IDT. Using a
25MHz, 18pF parallel resonant crystal, the device
will generate both 125MHz and 25MHz clocks with mixed
LVDS and LVCMOS/LVTTL output logic. The ICS8440258-46
uses IDT’s 3
rd
generations low phase noise VCO technology
and can achieve <1ps typical rms phase jitter, easily meeting
Ethernet jitter requirements. The ICS8440258-46 is packaged
in a small, 5mm x 5mm VFQFN package.
F
EATURES
Four differential LVDS outputs at 125MHz
Two LVCMOS/LVTTL single-ended outputs at 125MHz
Two LVCMOS/LVTTL single-ended outputs at 25MHz
Selectable crystal oscillator interface or LVCMOS/LVTTL
single-ended input
VCO range: 490MHz - 680MHz
RMS phase jitter @ 125MHz, using a 25MHz crystal
(1.875MHz - 20MHz): 0.34ps (typical)
Full 2.5V operating supply
0°C to 70°C ambient operating temperature
Available in both standard (RoHS 5) and lead-free (RoHS6)
packages
nXTAL_SEL
XTAL_OUT
nPLL_SEL
REF_CLK
XTAL_IN
IC
S
P
IN
A
SSIGNMENT
Q0
nQ0
GND
Q1
nQ1
V
DD
1
2
3
4
5
6
7
8
V
DDA
V
DD
32 31 30 29 28 27 26 25
24
23
nc
nc
nc
GND
Q7
V
DDO
2
Q6
GND
ICS8440258-46
32-Lead VFQFN
5mm x 5mm x 0.925mm
package body
K Package
Top View
9 10 11 12 13 14 15 16
V
DDO
1
GND
GND
V
DD
Q3
Q4
nQ3
Q5
MR
22
21
20
19
18
17
B
LOCK
D
IAGRAM
MR
Pulldown
Q0
nPLL_SEL
Pulldown
Q2
nQ2
nQ0
Q1
nQ1
25MHz
XTAL_IN
Q2
OSC
XTAL_OUT
REF_CLK
Pulldown
0
Phase
Detector
1
VCO
490-680MHz
1
÷5
0
nQ2
Q3
nQ3
Q4
nXTAL_SEL
Pulldown
÷25
Q5
Q6
Q7
The Preliminary Information presented herein represents a product in pre-production. The noted characteristics are based on initial product characterization
and/or qualification. Integrated Device Technology, Incorporated (IDT) reserves the right to change any circuitry or specifications without notice.
IDT
/ ICS
LVDS/LVCMOS FREQUENCY SYNTHESIZER
1
ICS8440258AK-46 REV B JANUARY 15, 2008

ICS8440258AK-46 Related Products

ICS8440258AK-46 ICS8440258AK-46LFT ICS8440258AK-46T ICS8440258AK-46LF ICS8440258-46
Description FEMTOCLOCK⑩ CRYSTAL/LVCMOS-TOLVDS/LVCMOS FREQUENCY SYNTHESIZER FEMTOCLOCK⑩ CRYSTAL/LVCMOS-TOLVDS/LVCMOS FREQUENCY SYNTHESIZER FEMTOCLOCK⑩ CRYSTAL/LVCMOS-TOLVDS/LVCMOS FREQUENCY SYNTHESIZER FEMTOCLOCK⑩ CRYSTAL/LVCMOS-TOLVDS/LVCMOS FREQUENCY SYNTHESIZER FEMTOCLOCK⑩ CRYSTAL/LVCMOS-TOLVDS/LVCMOS FREQUENCY SYNTHESIZER
Analysis of Linux Kernel IP Queue Mechanism (Part 3) - Analysis of ip_queue Kernel Module
Preface This article and three others will analyze the IP Queue mechanism from user-mode applications to kernel-mode module programming. The titles of the three articles are: Analysis of the Linux Ker...
fish001 Linux and Android
Why does the transistor loss in the OCL circuit increase with increasing frequency?
The circuit is shown in the figure. The front-stage transistors of the OCL circuit are: NPN-PBSS8110Y, PNP-PBSS9110Y. The models of the rear-stage transistors are: NPN-NSS1C301ET4G, PNP-NSS1C300ET4G. ...
咖啡不加冰 Analog electronics
[Ask] SuperIO watchdog issue
I am working on the software side of a hardware project and now I have a problem that I would like to ask for a solution. A motherboard is connected to an MCU, which controls the voltage regulation or...
fengboning Embedded System
DCDC ripple experiment
Notes on using an oscilloscope to test rippleMeasure using the AC coupling mode of the oscilloscopeBecause the oscilloscope head cover is easy to introduce noise, the probe head cover must be removed ...
灞波儿奔 Analogue and Mixed Signal
Solution to the problem of automatic restart of the target board when debugging the UP-TECH2410 board with JLINK
The problem is this: About a month ago, I built a S3C2410 project on IAR6.1. I have two boards, one FS2410 board from Youlong and two UP-TECH2410 boards from Broadcom. There are two debuggers for that...
zsjalive Integrated technical exchanges
Help! FPGA 1.2V short circuit to ground
[color=#666666][font=arial, 宋体]I soldered a board myself. It was running fine, but suddenly the program configuration failed. I measured and found that the 1.2V would short-circuit as soon as it was p...
鹰翔寰宇不会变 FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1996  494  2418  2729  1350  41  10  49  55  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号