54242-827-12-1250 datasheet, PDF

54242-827-12-1250: DescriptionBoard Stacking Connector, 12 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator,; CategoryThe connector The connector; File Size86KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54242-827-12-1250 Overview

Board Stacking Connector, 12 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Reach Compliance Code	compliant
ECCN code	EAR99
body width	0.19 inch
subject depth	0.492 inch
body length	1.2 inch
Connector type	BOARD STACKING CONNECTOR
Contact to complete cooperation	GOLD (15) OVER NICKEL (50)/GOLD FLASH OVER PALLADIUM NICKEL (15)
Contact completed and terminated	MATTE TIN (79) OVER NICKEL (50)
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Dielectric withstand voltage	1500VAC V
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e3
Manufacturer's serial number	54242
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
Plating thickness	15u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal pitch	2.54 mm
Termination type	SURFACE MOUNT
Total number of contacts	12
Base Number Matches	1

PDS: Rev :L

STATUS:Released

Printed: Feb 23, 2015

PYB Nano drives LCD1602A display: This time, PYB Nano development board is used to drive LCD1602A display. In order to reduce wiring, four-wire connection is adopted. Since the contrast adjustment pin V0 of LCD is directly connected t...; hanyeguxingwo MicroPython Open Source section

Recruiting Win CE software development engineers (Beijing): [size=16px]Mainly develop input methods for iPhone-like (Mutli-touch) technology under WinCE. Requirements are as follows: 1. Familiar with programming under Windows CE or Symbian, or proficient in Wi...; 309903765 Embedded System

Xilinx Series FPGA Chip IP Core Explained [Liu Donghua, ed.] 536 pages: [font="][b]Xilinx系列FPGA芯片IP核详解 [刘东华编著]共[536页]，有书签很全。分享给大家[/b][/font]...; yhsy1002 FPGA/CPLD

9B90 C3 PB0 input mode external pull-up can only pull to 1.3V???: Is there anything special about the 9B90 C3 PB0 port? Why can the external pull-up only go up to 1.3V in input mode?I hope experts can give me some advice!...; chengtoby Microcontroller MCU

Clock jitter analyzed in the time domain Part 1: [i=s] 本帖最后由 dontium 于 2015-1-23 13:39 编辑 [/i]IntroductionNewer high-speed ADCs e outfittedwith a large analog-input bandwidth (aboutthree to six times the maximum samplingfrequency) so they can be use...; 安_然 Analogue and Mixed Signal

Talking about mini-SATA: mSATA (mini-SATA) is a mini version of SATA interface. Its appearance and electronic interface are exactly the same as mini PCI-E, but the electronic signals are different and the two are incompatible...; Sur Integrated technical exchanges

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components