EEWORLDEEWORLDEEWORLD

Part Number

Search

2SD1001EK

Description
Small Signal Bipolar Transistor, 0.3A I(C), 80V V(BR)CEO, 1-Element, NPN, Silicon, POWER, MINIMOLD PACKAGE-3
CategoryDiscrete semiconductor    The transistor   
File Size79KB,3 Pages
ManufacturerNEC Electronics
Download Datasheet Parametric Compare View All

2SD1001EK Overview

Small Signal Bipolar Transistor, 0.3A I(C), 80V V(BR)CEO, 1-Element, NPN, Silicon, POWER, MINIMOLD PACKAGE-3

2SD1001EK Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerNEC Electronics
package instructionSMALL OUTLINE, R-PSSO-F3
Contacts3
Reach Compliance Codecompliant
ECCN codeEAR99
Shell connectionCOLLECTOR
Maximum collector current (IC)0.3 A
Collector-emitter maximum voltage80 V
ConfigurationSINGLE
Minimum DC current gain (hFE)200
JESD-30 codeR-PSSO-F3
JESD-609 codee0
Number of components1
Number of terminals3
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Polarity/channel typeNPN
Certification statusNot Qualified
surface mountYES
Terminal surfaceTIN LEAD
Terminal formFLAT
Terminal locationSINGLE
Maximum time at peak reflow temperatureNOT SPECIFIED
transistor applicationsAMPLIFIER
Transistor component materialsSILICON
Nominal transition frequency (fT)140 MHz
Base Number Matches1

2SD1001EK Related Products

2SD1001EK 2SD1001EM 2SD1001EL 2SD1001-AZ 2SD1001
Description Small Signal Bipolar Transistor, 0.3A I(C), 80V V(BR)CEO, 1-Element, NPN, Silicon, POWER, MINIMOLD PACKAGE-3 Small Signal Bipolar Transistor, 0.3A I(C), 80V V(BR)CEO, 1-Element, NPN, Silicon, POWER, MINIMOLD PACKAGE-3 Small Signal Bipolar Transistor, 0.3A I(C), 80V V(BR)CEO, 1-Element, NPN, Silicon, POWER, MINIMOLD PACKAGE-3 Small Signal Bipolar Transistor, 0.3A I(C), 80V V(BR)CEO, 1-Element, NPN, Silicon, POWER, MINIMOLD PACKAGE-3 Small Signal Bipolar Transistor, 0.3A I(C), 80V V(BR)CEO, 1-Element, NPN, Silicon, POWER, MINIMOLD PACKAGE-3
Is it Rohs certified? incompatible incompatible incompatible conform to incompatible
Maker NEC Electronics NEC Electronics NEC Electronics NEC Electronics NEC Electronics
package instruction SMALL OUTLINE, R-PSSO-F3 SMALL OUTLINE, R-PSSO-F3 SMALL OUTLINE, R-PSSO-F3 SMALL OUTLINE, R-PSSO-F3 POWER, MINIMOLD PACKAGE-3
Reach Compliance Code compliant compliant compliant compliant compliant
Shell connection COLLECTOR COLLECTOR COLLECTOR COLLECTOR COLLECTOR
Maximum collector current (IC) 0.3 A 0.3 A 0.3 A 0.3 A 0.3 A
Collector-emitter maximum voltage 80 V 80 V 80 V 80 V 80 V
Configuration SINGLE SINGLE SINGLE SINGLE SINGLE
Minimum DC current gain (hFE) 200 90 135 30 30
JESD-30 code R-PSSO-F3 R-PSSO-F3 R-PSSO-F3 R-PSSO-F3 R-PSSO-F3
Number of components 1 1 1 1 1
Number of terminals 3 3 3 3 3
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED 260 NOT SPECIFIED
Polarity/channel type NPN NPN NPN NPN NPN
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
surface mount YES YES YES YES YES
Terminal form FLAT FLAT FLAT FLAT FLAT
Terminal location SINGLE SINGLE SINGLE SINGLE SINGLE
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED 10 NOT SPECIFIED
transistor applications AMPLIFIER AMPLIFIER AMPLIFIER AMPLIFIER AMPLIFIER
Transistor component materials SILICON SILICON SILICON SILICON SILICON
Nominal transition frequency (fT) 140 MHz 140 MHz 140 MHz 140 MHz 140 MHz
Contacts 3 3 3 3 -
ECCN code EAR99 EAR99 EAR99 EAR99 -
JESD-609 code e0 e0 e0 e6 -
Terminal surface TIN LEAD TIN LEAD TIN LEAD TIN BISMUTH -
Base Number Matches 1 1 1 - -
FPGA_100 Days Journey_if_else and case.pdf
FPGA_100 Days Journey_if_else and case.pdf...
zxopenljx FPGA/CPLD
How to tell how many layers a PCB board has?
As the title says, if the wiring is a single-sided board on one side and a double-sided board on the other two sides, how can we tell whether it is a four-layer board or an eight-layer board? Or more?...
suoma PCB Design
Based on PSOC6 development board simulation I2C solution X-NUCLEO-IKS01A3 LIS2DW12
Today we analyze LIS2DW12, simulate the IIC interface, and verify the ID first:uint8_t LIS2DW12_Read_Date(uint8_t SlaveAddress, uint8_t RegAddress) {uint8_t recvDate;uint8_t succ, stime=0;I2C_Start();...
DavidZH MEMS sensors
Research on HDI filling process
Research on HDI filling process...
lorant RF/Wirelessly
Experts please give me some advice on the interrupt vector table
When using LF2407 external RAM to debug a program, does the interrupt vector table have to be burned into FLASH first? Now I use the external SRAM to debug the program, and the interrupt vector table ...
liangguolin Microcontroller MCU
Signal receiving circuit
...
探路者 Mobile and portable

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 588  2368  1922  833  1158  12  48  39  17  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号