D0600ANX1B datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> D0600ANX1B

D0600ANX1B: DescriptionMicroprocessor, 64-Bit, 600MHz, CMOS, PPGA462, STAGGERED, PGA-453; CategoryThe embedded processor and controller Microcontrollers and processors; File Size1MB，84 Pages; ManufacturerAMD; Websitehttp://www.amd.com

Download Datasheet Parametric View All

D0600ANX1B Overview

Microprocessor, 64-Bit, 600MHz, CMOS, PPGA462, STAGGERED, PGA-453

D0600ANX1B Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	AMD
Parts packaging code	PGA
package instruction	IPGA, SPGA462,37X37
Contacts	453
Reach Compliance Code	unknown
ECCN code	3A001.A.3
Address bus width	15
bit size	64
boundary scan	YES
maximum clock frequency	600 MHz
External data bus width	64
Format	FLOATING POINT
Integrated cache	YES
JESD-30 code	R-PPGA-P462
JESD-609 code	e0
length	49.53 mm
low power mode	YES
Number of terminals	462
Package body material	PLASTIC/EPOXY
encapsulated code	IPGA
Encapsulate equivalent code	SPGA462,37X37
Package shape	RECTANGULAR
Package form	GRID ARRAY, INTERSTITIAL PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	1.8,2.5 V
Certification status	Not Qualified
Maximum seat height	3.43 mm
speed	600 MHz
Maximum slew rate	17000 mA
Nominal supply voltage	1.8 V
surface mount	NO
technology	CMOS
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	PIN/PEG
Terminal pitch	2.54 mm
Terminal location	PERPENDICULAR
Maximum time at peak reflow temperature	NOT SPECIFIED
width	49.53 mm
uPs/uCs/peripheral integrated circuit type	MICROPROCESSOR

Preview

Download Datasheet

View All

Preliminary Information

AMD Duron

Processor

Data Sheet

Publication #

23802

Rev:

Issue Date:

June 2000

Preliminary Information

23802B—June 2000

AMD Duron™ Processor Data Sheet

Contents

Revision History. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ix

Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

1.1

2.1

2.2

2.3

2.4

AMD Duron™ Processor Microarchitecture Summary . . . . . 2

Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

Signaling Technology . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

Push-Pull (PP) Drivers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

AMD System Bus Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Interface Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

Logic Symbol Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

Power Management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

4.1

Power Management States . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

Full-On . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

Halt State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

Stop Grant and Sleep States. . . . . . . . . . . . . . . . . . . . . . . . . . . 10

Probe State. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

Connection and Disconnection Protocol . . . . . . . . . . . . . . . . 11

Connection Protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

Connection State Machines . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

4.2

Thermal Design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

Electrical Data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

6.1

6.2

6.3

6.4

6.5

6.6

6.7

6.8

6.9

6.10

6.11

6.12

6.13

Voltage Identification (VID[4:0]) . . . . . . . . . . . . . . . . . . . . . . 20

Frequency Identification (FID[3:0]) . . . . . . . . . . . . . . . . . . . . 20

SYSCLK and SYSCLK# . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

VCCA AC and DC Characteristics . . . . . . . . . . . . . . . . . . . . . 21

Decoupling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Operating Ranges . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Absolute Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

SYSCLK and SYSCLK# AC and DC Characteristics . . . . . . 23

AMD System Bus AC/DC Characteristics . . . . . . . . . . . . . . . 24

Push-Pull Mode IV Curves . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

System Bus AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 26

Southbridge AC and DC Characteristics . . . . . . . . . . . . . . . . 27

APIC Pin AC and DC Characteristics . . . . . . . . . . . . . . . . . . . 29

Power-Up Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

Signal Sequence and Timing Description . . . . . . . . . . . . . . . . 31

Clock Multiplier Selection (FID[3:0]) . . . . . . . . . . . . . . . . . . . 34

Processor Warm Reset Requirements . . . . . . . . . . . . . . . . . . 36

The AMD Duron Processor and Northbridge Reset Pins . . . 36

Signal and Power-Up Requirements . . . . . . . . . . . . . . . . . . . . 31

7.1

7.2

Contents

iii

Preliminary Information

AMD Duron™ Processor Data Sheet

23802B—June 2000

Mechanical Data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .37

8.1

8.2

8.3

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

Pinout Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

Socket Tabs for Heatsink Clips . . . . . . . . . . . . . . . . . . . . . . . 41

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Pin List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Detailed Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . .

A20M# Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

AMD Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

AMD System Bus Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Analog Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

CLKFWDRST Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

CLKIN, RSTCLK (SYSCLK) Pins . . . . . . . . . . . . . . . . . . . . . .

CONNECT Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

COREFB and COREFB# Pins . . . . . . . . . . . . . . . . . . . . . . . . .

DBRDY and DBREQ# Pins. . . . . . . . . . . . . . . . . . . . . . . . . . . .

FERR Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

FID[3:0] Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

FLUSH# Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

IGNNE# Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

INIT# Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

INTR Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

JTAG Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

K7CLKOUT and K7CLKOUT# Pins . . . . . . . . . . . . . . . . . . . .

Key Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

NC Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

NMI Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

PGA Orientation Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

PLL Bypass and Test Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . .

PWROK Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

SADDIN[1]# and SADDOUT[1:0]# Pins . . . . . . . . . . . . . . . . .

Scan Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

SCHECK[7:0]# Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

SMI# Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

STPCLK# Pin. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

SYSCLK and SYSCLK# Pins . . . . . . . . . . . . . . . . . . . . . . . . . .

SYSVREFMODE Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

VCCA Pin. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

VID[4:0] Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

VREFSYS Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

ZN, VCC_Z, ZP, and VSS_Z Pins . . . . . . . . . . . . . . . . . . . . . . .

Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .43

9.1

9.2

9.3

Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .67

Standard AMD Duron Processor Products. . . . . . . . . . . . . . . . . . . . . 67

Appendix A Conventions, Abbreviations, and References . . . . . . . . . . . . . . . . . . . . .69

Contents

Recommended Resources

Electronic switch release circuit

Headphone circuit using field effect tube as muffler tube

Feedback signal parallel synthesis

Sequential timing controller circuit diagram

toy doll circuit

Typical circuit of 2A lithium-ion charger using LTl769

USB interface voltage and current online tester based on R7F0C809 development board: Schematic diagramSource codeDemo video [media = x, 500, 375] http://player.youku.com/player.php/sid/XMTM0OTQzMzAxMg==/v.swf [/media] [align=left][font=宋体]My other posts: [/font][/align][align=left][fo...; youzizhile Renesas Electronics MCUs

Why can't my program collect data? Can any expert explain it? Thank you.: void ADC10_init() //ADC10 initialization function { ADC10CTL0|=SREF_2+ADC10IE; ADC10CTL0|=ADC10SHT_1+MSC; ADC10CTL1|=ADC10SSEL_3+ADC10DIV_7+SHS_0; ADC10CTL1|=INCH_5+CONSEQ_2; ADC10CTL0|=ADC 10ON; ADC1...; 单片机初学者AAA Microcontroller MCU

Has anyone done spectrum analysis? Is there anything to pay attention to?: RT. I posted a thread in the competition section. It's not popular enough... Could you please give me some advice? [8.14 National Competition Discussion] Make a spectrum analyzer - Competition Section...; astwyg stm32/stm8

About the address of IIC under 2410: My IIC transmission mode is master-slave mode, but I see two slave addresses in the program: 0X10 and 0XA0. The specific program is as follows: PRIVATE BYTE volatile I2cStatus; PRIVATE BYTE volatile I...; xlwjp Embedded System

【Hardware design completed】Motor drive schematic + PCB: L298N and MC33886 motor driverSupport personalized customization, you can leave a message[[i]This post was last edited by kevinrobot on 2012-7-30 20:31[/i]]...; kevinrobot DIY/Open Source Hardware

How to use DDraw to implement Flip function on wince6.0: The company recently asked me to port the code from ce5 to ce6, but many of the original interfaces, such as GetAttachedSurface, are not supported on ce6. What should I do? It would be best if there i...; zwhvictory Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components