EEWORLDEEWORLDEEWORLD

Part Number

Search

54122-805-54-1000LF

Description
Board Connector, 108 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle
CategoryThe connector    The connector   
File Size107KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

54122-805-54-1000LF Overview

Board Connector, 108 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle

54122-805-54-1000LF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Reach Compliance Codecompliant
body width0.19 inch
subject depth0.394 inch
body length5.4 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationAU ON NI
Contact completed and terminatedMatte Tin (Sn) - with Nickel (Ni) barrier
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialTHERMOPLASTIC
JESD-609 codee3
Manufacturer's serial number54122
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
PCB contact row spacing2.54 mm
Plating thickness15u inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityCOMMERCIAL
Terminal length0.12 inch
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts108
Base Number Matches1
PDM: Rev:K
STATUS:
Released
Printed: Mar 10, 2011
.
Get a group purchase of Terasic's Altera FPGA development board DE0/DE2
Buy Altera FPGA development board DE0-NANO in a group. Original price: 590, estimated group price: 490. DE2-115 original price: 2990, estimated group price: 2490. Requirements: 5 or more people. The m...
electronictao Buy&Sell
Listed communication company recruits FPGA development engineers--Shenzhen
A listed communication company in Shenzhen is recruiting FPGA development engineers: [size=2]Job responsibilities: [/size] [font=宋体][size=2]1. Responsible for the development and debugging of FPGA hig...
wdzfd Recruitment
NAND Gate Design
Start the first example, create a new project, select the directory and device, and click "finish". Select the cyclone IV series chip [color=#333333]EP4CE10F17C8[/color] Use the schematic design file,...
suoma FPGA/CPLD
Synchronous flyback circuit for efficient conversion
When designing a non-isolated step-down regulator, a buck regulator is usually the first choice unless the ratio of VIN to VOUT is greater than 10 , the input voltage is very high, or both. Low duty f...
feifei Analog electronics
Code protection feature of TI MSP430
MSP microcontrollers (MCUs) have several features that help control code accessibility within the device and add different layers of code access management and protection strategies. These features in...
火辣西米秀 Microcontroller MCU
Circuit Diagram Recognition 5-How to Recognize Complex Circuit Diagrams
[align=left][color=rgb(34, 34, 34)][font="]When looking at complex circuit diagrams, we should follow the ideas and methods from the local to the whole, from input to output, breaking the whole into p...
tiankai001 Integrated technical exchanges

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2770  1782  167  2585  136  56  36  4  53  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号