54QHST521CSBAF datasheet, PDF - EEWORLD Datasheet

54QHST521CSBAF: DescriptionMagnitude Comparator, CMOS, CDIP20,; Categorylogic logic; File Size4MB，100 Pages; ManufacturerPlessey Semiconductors Ltd.

Download Datasheet Parametric View All

54QHST521CSBAF Overview

Magnitude Comparator, CMOS, CDIP20,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
package instruction	DIP, DIP20,.3
Reach Compliance Code	unknown
JESD-30 code	R-XDIP-T20
JESD-609 code	e0
Logic integrated circuit type	MAGNITUDE COMPARATOR
Number of terminals	20
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC
encapsulated code	DIP
Encapsulate equivalent code	DIP20,.3
Package shape	RECTANGULAR
Package form	IN-LINE
power supply	5 V
Certification status	Not Qualified
Filter level	38535V;38534K;883S
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Base Number Matches	1

Conversion issues between PADS, Altium and ORCAD: [color=blue]I saw an article and thought it was good, so I shared it with you. I often hear people talking about how to convert between several drawing board tool softwares, but why the conversion is ...; okhxyyo PCB Design

485 Communication Problems: [color=#666666][font=Tahoma, Verdana, Arial,]I would like to ask an expert, does the common ground or non-common ground (isolation) of the two sides of 485 communication affect the communication dista...; chenbingjy stm32/stm8

2009 Power Technology Salon (Shenzhen): Circuit topology in isolated DC module power supply...; tonytong Power technology

【MSP430 Sharing】 MSP430 Learning Experience 3 --- LCD: Overview TI's MSP430 series microcontroller is an ultra-low power mixed signal controller, which includes a series of devices, which are composed of different modules for different applications. Among...; hangsky Microcontroller MCU

TDC - Time to Digital Converter: When using the delay chain in FPGA to implement tdc, when latching the output data of the delay chain, the input data change near the clock edge violates the setup and hold time of the trigger, causin...; FPGA菜鸡 FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components