FMT11C20F1 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > FMT11C20F1

Preview

FMT11C20F1: Description1.3mm /1.1mm Ceramic Surface Mount Crystals; File Size29KB，1 Pages; ManufacturerETC

Download Datasheet View All

FMT11C20F1 Overview

1.3mm /1.1mm Ceramic Surface Mount Crystals

Preview

Download Datasheet

View All

F, F11, FMT, FMT11 Series

1.3mm /1.1mm Ceramic Surface Mount Crystals

PART NUMBERING GUIDE

Package

= 1.3mm max. ht. / Ceramic Glass Sealed Package

F11

= 1.1mm max. ht. / Ceramic Glass Sealed Package

FMT = 1.3mm max. ht. / Seam Weld “Metal Lid” Package

FMT11 = 1.1mm max. ht./ Seam Weld “Metal Lid” Package

Tolerance/Stability

A=±50/100

G=±20/10

B=±50/50

H=±10/10

C=±30/50

J =±10/20

D=±20/30

E=±15/30

F=±10/50

Lead-Free

RoHS Compliant

C A L I B E R

Electronics Inc.

Environmental/Mechanical Specifications on page F5

FMT11 D 20 C 1 29.4912MHz

Mode of Operation

1=Fundamental

3=Third Overtone

5=Fifth Overtone

Operating Temperature Range

C=0°C to 70°C

E=-20°C to 70°C

F=-40°C to 85°C

Load Capacitance

S=Series, XX=XXpF (Pico Farads)

ELECTRICAL SPECIFICATIONS

Frequency Range

Frequency Tolerance/Stability

A, B, C, D, E, F

Operating Temperature Range

“C” Option, “E” Option, “F” Option

Aging @ 25°C

Storage Temperature Range

Load Capacitance

“S” Option

“XX” Option

Shunt Capacitance

Insulation Resistance

Drive Level

8.000MHz to 150.000MHz

Revision: 1996-D

See above for details!

Other Combinations Available. Contact Factory for Custom Specifications.

0°C to 70°C, -20°C to 70°C, -40°C to 85°C

±3ppm / year Maximum

-55°C to 125°C

Series

8pF to 50pF

7pF Maximum

500 Megaohms Minimum at 100Vdc

1mW Maximum, 100uW correlation

EQUIVALENT SERIES RESISTANCE (ESR)

Frequency (MHz)

9.000 to 10.999

11.000 to 13.999

14.000 to 15.999

16.000 to 40.000

ESR (ohms)

Frequency (MHz)

35.000 to 39.990 (3rd OT)

40.000 to 49.990 (3rd OT)

50.000 to 89.999 (3rd OT)

90.000 to 150.000

ESR (ohms)

100

MECHANICAL DIMENSIONS

All Dimensions in mm.

5.00

±0.20

7.00

+0.30

-0.20

Kovar Lid for

“FMT Series”

2.54 ±0.20

Marking Guide

Line 1:

Line 2:

CEI =

YM =

Pad Connection

1 Crystal In/OUt

2 Ground

3 Crystal in/Out

4 Ground

Frequency

CEI YM

Caliber Electronics

Date Code (year/month)

“H Dimension”

Ceramic Base all

4.60

±0.20

1.00 ±0.20 (X4)

NOTE: Dimensions for Specific Packages

H = 1.3 Maximum for “F Series”

H = 1.3 Maximum for “FMT Series” / “Metal Lid”

H = 1.1 Maximum for “F11 Series”

H = 1.1 Maximum for “FMT11 Series” / “Metal Lid”

TEL

949-366-8700

FAX

949-366-8707

WEB

http://www.caliberelectronics.com

Recommended Resources

Neon flash circuit (2)

SL517 voice controlled relay

Interface between ADC1143 and 80C31

Ring current generator circuit diagram

Independent charger composed of LP3945

Atmel SAM D21 Xplained Pro (01) System installation is not smooth: This is my first time using Atmel Studio. I downloaded this version from the official website and installed it:After the installation is complete, I can successfully execute the program:But after plug...; slotg MCU

Please recommend a unipolar AD conversion chip with few pins: I recently used STM32F767 in a project. The internal AD is 12 bits, which does not meet the requirements. I looked for ADS1274, which has 64 pins, but it has too many pins. I also looked for other AD ...; chenbingjy stm32/stm8

IIR Digital Filter Design - Implementing Arbitrary Order IIR Digital Filters on FPGA: [font=Verdana][font=Verdana]IIR Digital Filter Design - Implementing Arbitrary Order IIR Digital Filters on FPGA[/font][/font] Abstract: This paper introduces a method to implement arbitrary order IIR...; aimyself FPGA/CPLD

Problems with EMP injection into triodes: [color=#333333][font="][size=14px]Why for transistors, some literatures say that under EMP injection, the failure mode of transistors is BE junction short circuit, but some literatures say that BC jun...; xmxxwyh Analog electronics

Ask a simple VHDL question, the signal line is assigned an initial value: I have an IO port P from a CPLD. I want it to be in a certain state (e.g. 0) when it is powered on. After it starts working, another signal S1, S2 triggers the state change of P. For example, P is 0 w...; sioca FPGA/CPLD

USB short body patch specification diagram useful take away: USB short body patch specification diagram...; qwqwqw2088 PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components