EEWORLDEEWORLDEEWORLD

Part Number

Search

5962F965402QXA

Description
J-Kbar Flip-Flop, AC Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, CMOS, CDFP16, CERAMIC, DFP-16
Categorylogic    logic   
File Size193KB,10 Pages
ManufacturerCobham PLC
Download Datasheet Parametric View All

5962F965402QXA Overview

J-Kbar Flip-Flop, AC Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, CMOS, CDFP16, CERAMIC, DFP-16

5962F965402QXA Parametric

Parameter NameAttribute value
package instructionDFP,
Reach Compliance Codeunknown
seriesAC
JESD-30 codeR-CDFP-F16
JESD-609 codee0
Logic integrated circuit typeJ-KBAR FLIP-FLOP
Number of digits2
Number of functions2
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityCOMPLEMENTARY
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDFP
Package shapeRECTANGULAR
Package formFLATPACK
propagation delay (tpd)31 ns
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class Q
Maximum seat height2.921 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.6 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTIN LEAD
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
total dose300k Rad(Si) V
Trigger typePOSITIVE EDGE
width6.731 mm
Base Number Matches1
UT54ACS109E
Radiation-Hardened
Dual J-K Flip-Flops
December 2006
www.aeroflex.com/radhard
FEATURES
0.6µm
CRH CMOS Process
- Latchup immune
• High speed
• Low power consumption
• Wide operating power supply of 3.0V to 5.5V
• Available QML Q or V processes
• 16-lead flatpack
DESCRIPTION
The UT54ACS109E is a dual J-K positive triggered flip-flop.
A low level at the preset or clear inputs sets or resets the outputs
regardless of the other input levels. When preset and clear are
inactive (high), data at the J and K input meeting the setup time
requirements are transferred to the outputs on the positive-going
edge of the clock pulse. Following the hold time interval, data
at the J and K input can be changed without affecting the levels
at the outputs. The flip-flops can perform as toggle flip-flops
by grounding K and tying J high. They also can perform as D
flip-flops if J and K are tied together.
The devices are characterized over full military temperature
range of -55°C to +125°C.
PINOUTS
16-Lead Flatpack
Top View
CLR1
J1
K1
CLK1
PRE1
Q1
Q1
V
SS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
DD
CLR2
J2
K2
CLK2
PRE2
Q2
Q2
LOGIC SYMBOL
PRE1
J1
CLK1
K1
CLR1
PRE2
J2
(5)
(2)
(4)
(3)
(1)
(11)
(14)
(12)
(9)
Q2
(10)
Q2
S
J1
C1
K1
R
(6)
Q1
(7)
Q1
FUNCTION TABLE
INPUTS
PRE
L
H
L
H
H
H
H
H
CLR
H
L
L
H
H
H
H
H
CLK
X
X
X
L
J
X
X
X
L
H
L
H
X
K
X
X
X
L
L
H
H
X
OUTPUT
Q
H
L
H
1
L
Q
L
H
H
1
H
Toggle
No Change
H
L
CLK2
(13)
K2
(15)
CLR2
Note:
1. Logic symbol in accordance with ANSI/IEEE standard 91-1984 and
IEC Publication 617-12.
No Change
Note:
1. The output levels in this configuration are not guaranteed to meet the mini-
mum levels for V
OH
if the lows at preset and clear are near V
IL
maximum.
In addition, this configuration is nonstable; that is, it will not persist when
either preset or clear returns to its inactive (high) level.
1
Qorvo Solution Interoperates with Apple* U1 Chip, Enabling New Ultra-Wideband Experiences
Qorvo (Nasdaq: QRVO), a leading provider of innovative RF solutions for mobile, infrastructure and aerospacedefense applications, today announced that its DW3000 family of products interoperates with ...
兰博 RF/Wirelessly
Graduation Thesis - Application of Single Chip Microcomputer in Infrared Remote Control Environment Measurement System
[b]Abstract: [/b]This paper introduces a remote control environment measurement system designed using two sets of SPCE061A streamlined development boards (referred to as 61 boards) and two sets of sen...
呱呱 Robotics Development
Phase-locked loop principle
I've been looking at this recently and want to know what frequency multiplication is all about....
guo9322 FPGA/CPLD
The Nine Realms of Analog Circuit Design [From QQ Electronics Network]
The nine levels of analog circuit design are similar to the levels of Go. After reading from level 1 to level 9, you will know your level. It is worth reading. For more details, please refer to: http:...
xu__changhua Analog electronics
In SCI's multi-processor mode, cpu matching conditions
In the multi-processor mode of SCI, the CPU will respond only when the address information of the receiving processor matches the received address information. What is this "address information of the...
TangTao Microcontroller MCU
Help: SPI communication solution between 430 MCU and ARM
The 430 microcontroller obtains sensor information from the outside world and sends the data to the ARM9 through the SPI interface. The Linux system running in the ARM9. I would like to ask the expert...
sweety ARM Technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 142  2276  1154  1721  1270  3  46  24  35  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号