5962G9651801QXA datasheet, PDF

Datasheet> All Categories > logic> logic> 5962G9651801QXA

5962G9651801QXA: DescriptionAND Gate, AC Series, 4-Func, 2-Input, CMOS, CDFP14, CERAMIC, BOTTOM BRAZED, DFP-14; Categorylogic logic; File Size281KB，23 Pages; ManufacturerCobham PLC

Download Datasheet Parametric Compare View All

5962G9651801QXA Overview

AND Gate, AC Series, 4-Func, 2-Input, CMOS, CDFP14, CERAMIC, BOTTOM BRAZED, DFP-14

5962G9651801QXA Parametric

Parameter Name	Attribute value
package instruction	DFP, FL14,.3
Reach Compliance Code	unknown
series	AC
JESD-30 code	R-CDFP-F14
Load capacitance (CL)	50 pF
Logic integrated circuit type	AND GATE
MaximumI(ol)	0.008 A
Number of functions	4
Number of entries	2
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DFP
Encapsulate equivalent code	FL14,.3
Package shape	RECTANGULAR
Package form	FLATPACK
power supply	5 V
Prop。Delay @ Nom-Sup	13 ns
propagation delay (tpd)	13 ns
Certification status	Qualified
Schmitt trigger	NO
Filter level	MIL-PRF-38535 Class Q
Maximum seat height	2.921 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	DUAL
total dose	500k Rad(Si) V
width	6.2865 mm
Base Number Matches	1

Preview

Download Datasheet

View All

REVISIONS

LTR

DESCRIPTION

Changes in accordance with NOR 5962-R075-97. - jak

Incorporate NOR and update boilerplate to latest MIL-PRF-38535

requirements. - CFS

Correct the title to accurately describe the device function. Update boilerplate

to the latest MIL-PRF-38535 requirements. - jak

Add device types 02 and 03. Add die appendix - jak

Change footnote 6 in section 1.5, herein. - jak

To change RHA level “H” to “G” for device type 01. Update radiation features

in section 1.5 and table IB. Update boilerplate paragraphs to current

requirements of MIL-PRF-38535 - MAA

Add equivalent test circuit and footnote 5 in figure 4. Delete class M

requirements. – MAA

DATE (YR-MO-DA)

96-11-25

01-06-11

07-09-14

08-05-05

08-12-03

11-03-17

APPROVED

Monica L. Poelking

Thomas M. Hess

David J. Corbett

12-07-24

Thomas M. Hess

REV

SHEET

REV

SHEET

REV STATUS

OF SHEETS

PMIC N/A

REV

SHEET

PREPARED BY

Larry T. Gauder

STANDARD

MICROCIRCUIT

DRAWING

THIS DRAWING IS AVAILABLE

FOR USE BY ALL

DEPARTMENTS

AND AGENCIES OF THE

DEPARTMENT OF DEFENSE

AMSC N/A

CHECKED BY

Thanh V. Nguyen

DLA LAND AND MARITIME

COLUMBUS, OHIO 43218-3990

http://www.landandmaritime.dla.mil

APPROVED BY

Monica L. Poelking

DRAWING APPROVAL DATE

96-06-12

REVISION LEVEL

MICROCIRCUIT, DIGITAL, ADVANCED CMOS,

RADIATION HARDENED, QUADRUPLE

2-INPUT AND GATE, MONOLITHIC SILICON

SIZE

CAGE CODE

67268

SHEET

5962-96518

1 OF 22

DSCC FORM 2233

APR 97

5962-E377-12

1.3 Absolute maximum ratings. 1/, 2/, 3/

Supply voltage range (V

) .................................................................................. -0.3 V dc to +7.0 V dc

DC input voltage range (V

) ................................................................................ -0.3 V dc to V

+ 0.3 V dc

DC output voltage range (V

OUT

) ........................................................................... -0.3 V dc to V

+ 0.3 V dc

DC input current, any one input (I

).....................................................................

±10

Latch-up immunity current (I

) ............................................................................

±150

Storage temperature range (T

STG

) ....................................................................... -65°C to +150°C

Lead temperature (soldering, 5 seconds) ............................................................ +300°C

Thermal resistance, junction-to-case (θ

Device type 01, case outlines C and X .............................................................. See MIL-STD-1835

Device types 02 and 03, case outline X ............................................................. 15.5°C/W

Junction temperature (T

) .................................................................................... +175°C

Maximum package power dissipation (P

Device type 01 ................................................................................................... 1.0 W

Device type 02 and 03 ....................................................................................... 3.2 W 4/

1.4 Recommended operating conditions. 2/, 3/

Supply voltage range (V

): ................................................................................

Device type 01 ................................................................................................... +4.5 V dc to +5.5 V dc

Device type 02 and 03 ....................................................................................... +3.0 V dc to +5.5 V dc

Input voltage range (V

) ..................................................................................... +0.0 V dc to V

Output voltage range (V

OUT

) ................................................................................ +0.0 V dc to V

Case operating temperature range (T

) .............................................................. -55°C to +125°C

Maximum input rise or fall time rate at V

= 4.5 V (t

, t

) ....................................1 ns/V 5/

1.5 Radiation features.

Maximum total dose available:

Device type 01 (dose rate = 50 – 300 rads (Si)/s) ............................................ 5 x 10 rads (Si)

Device type 02 (effective dose rate = 1 rad (Si)/s) ........................................... 1 x 10 rad (Si) 6/

Device type 03 (dose rate = 50 – 300 rads (Si)/s) ............................................ 5 x 10 rads (Si)

Single event phenomenon (SEP) :

Device type 01:

No upsets (SEU) at effective LET (see 4.4.4.4)............................................... ≤ 80 MeV/(mg/cm ) 8/

No latch-up (SEL) at effective LET (see 4.4.4.4) ............................................. ≤ 120 MeV/(mg/cm ) 8/

Device types 02 and 03:

No upsets (SEU) at effective LET (see 4.4.4.4)............................................... ≤ 108 MeV/(mg/cm ) 8/

No latch-up (SEL) at effective LET (see 4.4.4.4) ............................................. ≤ 120 MeV/(mg/cm ) 8/

Dose rate upset (20 ns pulse) ............................................................................ ≥ 1 x 10 rad (Si)/s 8/ 9/

Dose rate induced latch-up ................................................................................. None 8/

Dose rate survivability ....................................................................................... ≥ 1 x 10 rad (Si)/s 8/

Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the

maximum levels may degrade performance and affect reliability.

Unless otherwise specified, all voltages are referenced to V

The limits for the parameters specified herein shall apply over the full specified V

range and case temperature range

of -55°C to +125°C unless otherwise specified.

Per MIL-STD-883 method 1012.1 section 3.4.1, P

(Package) = (T

(max) - T

(max)) .

Derate system propagation delays by difference in rise time to switch point for t

or t

1 ns/V.

Device type 02 is irradiated at dose rate = 50 - 300 rads (Si)/s in accordance with MIL-STD-883, method 1019,

condition A, and is guaranteed to a maximum total dose specified. The effective dose rate after extended room

temperature anneal = 1 rad (Si)/s per MIL-STD-883, method 1019, condition A, section 3.11.2. The total dose

specification for these devices only applies to the specified effective dose rate, or lower, environment.

Radiation testing is performed on the standard evaluation circuit (SEC).

Limits are guaranteed by design or process, but not production tested unless specified by the customer through the

purchase order or contract.

This limit is applicable for device type 01, 02, and 03 with V

≥ 4.5 V. Device types 02 and 03 do not meet this limit at

< 4.5 V.

STANDARD

MICROCIRCUIT DRAWING

DLA LAND AND MARITIME

COLUMBUS, OHIO 43218-3990

DSCC FORM 2234

APR 97

SIZE

REVISION LEVEL

5962-96518

SHEET

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part

of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the

solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 -

MIL-STD-1835 -

Test Method Standard Microcircuits.

Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 -

MIL-HDBK-780 -

List of Standard Microcircuit Drawings.

Standard Microcircuit Drawings.

(Copies of these documents are available online at

https://assist.dla.mil/quicksearch/

or from the Standardization Document

Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Non-Government publications. The following document(s) form a part of this document to the extent specified herein.

Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

ASTM INTERNATIONAL (ASTM)

ASTM F1192

Standard Guide for the Measurement of Single Event Phenomena (SEP) Induced by Heavy Ion

Irradiation of semiconductor Devices.

(Copies of these documents are available online at

http://www.astm.org

or from ASTM International, 100 Barr Harbor Drive,

P.O. Box C700, West Conshohocken, PA, 19428-2959).

2.3 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of

this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific

exemption has been obtained.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with

MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The

modification in the QM plan shall not affect the form, fit, or function as described herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in

MIL-PRF-38535 and herein for device classes Q and V.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.3 Truth table. The truth table shall be as specified on figure 2.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.

3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.

3.2.6 Irradiation test connections. The irradiation test connections shall be maintained by the manufacturer under document

revision level control and shall be made available to the preparing and acquiring activity upon request.

STANDARD

MICROCIRCUIT DRAWING

DLA LAND AND MARITIME

COLUMBUS, OHIO 43218-3990

DSCC FORM 2234

APR 97

SIZE

REVISION LEVEL

5962-96518

SHEET

5962G9651801QXA Related Products

	5962G9651801QXA	5962G9651801VXC	5962G9651801QXC	5962G9651801VXA	5962H9651802V9A	5962G9651803Q9A	5962G9651803V9A	5962H9651802Q9A
Description	AND Gate, AC Series, 4-Func, 2-Input, CMOS, CDFP14, CERAMIC, BOTTOM BRAZED, DFP-14	AND Gate, AC Series, 4-Func, 2-Input, CMOS, CDFP14, CERAMIC, BOTTOM BRAZED, DFP-14	AND Gate, AC Series, 4-Func, 2-Input, CMOS, CDFP14, CERAMIC, BOTTOM BRAZED, DFP-14	AND Gate, AC Series, 4-Func, 2-Input, CMOS, CDFP14, CERAMIC, BOTTOM BRAZED, DFP-14	AND Gate, AC Series, 4-Func, 2-Input, CMOS, DIE-14	AND Gate, AC Series, 4-Func, 2-Input, CMOS, DIE-14	AND Gate, AC Series, 4-Func, 2-Input, CMOS, DIE-14	AND Gate, AC Series, 4-Func, 2-Input, CMOS, DIE-14
package instruction	DFP, FL14,.3	DFP, FL14,.3	DFP, FL14,.3	CERAMIC, BOTTOM BRAZED, DFP-14	DIE, DIE OR CHIP	DIE, DIE OR CHIP	DIE, DIE OR CHIP	DIE, DIE OR CHIP
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown	unknown	unknow
series	AC	AC	AC	AC	AC	AC	AC	AC
JESD-30 code	R-CDFP-F14	R-CDFP-F14	R-CDFP-F14	R-CDFP-F14	R-XUUC-N14	R-XUUC-N14	R-XUUC-N14	R-XUUC-N14
Load capacitance (CL)	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF
Logic integrated circuit type	AND GATE	AND GATE	AND GATE	AND GATE	AND GATE	AND GATE	AND GATE	AND GATE
MaximumI(ol)	0.008 A	0.008 A	0.008 A	0.008 A	0.006 A	0.006 A	0.006 A	0.006 A
Number of functions	4	4	4	4	4	4	4	4
Number of entries	2	2	2	2	2	2	2	2
Number of terminals	14	14	14	14	14	14	14	14
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED
encapsulated code	DFP	DFP	DFP	DFP	DIE	DIE	DIE	DIE
Encapsulate equivalent code	FL14,.3	FL14,.3	FL14,.3	FL14,.3	DIE OR CHIP	DIE OR CHIP	DIE OR CHIP	DIE OR CHIP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	FLATPACK	FLATPACK	FLATPACK	FLATPACK	UNCASED CHIP	UNCASED CHIP	UNCASED CHIP	UNCASED CHIP
power supply	5 V	5 V	5 V	5 V	3.3/5 V	3.3/5 V	3.3/5 V	3.3/5 V
propagation delay (tpd)	13 ns	13 ns	13 ns	13 ns	19 ns	19 ns	19 ns	19 ns
Certification status	Qualified	Qualified	Qualified	Qualified	Qualified	Qualified	Qualified	Qualified
Schmitt trigger	NO	NO	NO	NO	NO	NO	NO	NO
Filter level	MIL-PRF-38535 Class Q	MIL-PRF-38535 Class V	MIL-PRF-38535 Class Q	MIL-PRF-38535 Class V	MIL-PRF-38535 Class V	MIL-PRF-38535 Class Q	MIL-PRF-38535 Class V	MIL-PRF-38535 Class Q
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V	3 V	3 V	3 V	3 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	3.6 V	3.6 V	3.6 V	3.6 V
surface mount	YES	YES	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY
Terminal form	FLAT	FLAT	FLAT	FLAT	NO LEAD	NO LEAD	NO LEAD	NO LEAD
Terminal location	DUAL	DUAL	DUAL	DUAL	UPPER	UPPER	UPPER	UPPER
total dose	500k Rad(Si) V	500k Rad(Si) V	500k Rad(Si) V	500k Rad(Si) V	1M Rad(Si) V	500k Rad(Si) V	500k Rad(Si) V	1M Rad(Si) V
Prop。Delay @ Nom-Sup	13 ns	13 ns	13 ns	13 ns	19 ns	19 ns	19 ns	-
Maker	-	-	-	Cobham PLC	Cobham PLC	Cobham PLC	Cobham PLC	Cobham PLC

Recommended Resources

Double interlock control circuit of three-phase asynchronous motor

YN5203-M6 decoding circuit

Micro defibrillator

Low voltage photodetector circuit

Typical circuit of LM386 audio power amplifier, definitely worth your reference

Pin arrangement of TOP209/210

Successfully ported Huawei LiteOS to FRDM-KW41Z: [i=s]This post was last edited by tidyjiang8 on 2017-4-28 10:23[/i] I signed up for a Huawei lite os porting event, and the board I was assigned was frdm-kw41z. (Very lucky:pleased:[url=http://develop...; tidyjiang8 NXP MCU

We all know that sleep is important, but we just can't bear to give up the good time at night. What time do you go to bed?: The doctor at the hospital said that after going to bed early for a period of time, the skin condition will be particularly good. My colleague sitting next to me said that the benefits of going to bed...; soso Talking

About Level Shift: [font=宋体]How to convert 15V to 0.004V[/font] [font=宋体]Can someone please give me some advice[/font] [font=宋体]Thank you[/font]...; 真正的小菜鸟 Analog electronics

About DM642 D1 to Cif conversion: I would like to ask an expert about the conversion of dm642 D1 to Cif. I collected D1 (720*576) images in pal format, but I want to do image processing, so I want to reduce it to Cif. How can I do it?...; tigerhaha Embedded System

Modify NWK_MAX_DEVICE_LIST to 70, and the compilation fails. Request a solution.: Modify NWK_MAX_DEVICE_LIST to 70, and the compilation fails. Please ask for a solution. I know it is because the memory is not enough. Is there any way to modify it? My current settings are as follows...; 高兴就好 RF/Wirelessly

Optical waveguide problem help: How to calculate the specific effect of the optical waveguide width of the grating coupler in the optical phased array on the optical coupling? Is it related to phase mismatch? How does it affect it? ...; hellomankind Training Edition

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components