EEWORLDEEWORLDEEWORLD

Part Number

Search

5962G9655702VXC

Description
Serial In Parallel Out, ACT Series, 8-Bit, Right Direction, True Output, CMOS, CDFP14, BOTTOM BRAZED, CERAMIC, DFP-14
Categorylogic    logic   
File Size202KB,10 Pages
ManufacturerCobham PLC
Download Datasheet Parametric View All

5962G9655702VXC Overview

Serial In Parallel Out, ACT Series, 8-Bit, Right Direction, True Output, CMOS, CDFP14, BOTTOM BRAZED, CERAMIC, DFP-14

5962G9655702VXC Parametric

Parameter NameAttribute value
package instructionDFP,
Reach Compliance Codeunknown
ECCN code3A001.A.1.A
Counting directionRIGHT
seriesACT
JESD-30 codeR-CDFP-F14
JESD-609 codee4
Logic integrated circuit typeSERIAL IN PARALLEL OUT
Number of digits8
Number of functions1
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityTRUE
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDFP
Package shapeRECTANGULAR
Package formFLATPACK
propagation delay (tpd)25 ns
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class V
Maximum seat height2.921 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.6 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceGOLD
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
total dose500k Rad(Si) V
Trigger typePOSITIVE EDGE
width6.2865 mm
Base Number Matches1
UT54ACS164E/UT54ACTS164E
Radiation-Hardened
8-Bit Shift Registers
FEATURES
AND-gated (enable/disable) serial inputs
Fully buffered clock and serial inputs
Direct clear
0.6µm
CRH CMOS Process
- Latchup immune
High speed
Low power consumption
Wide operating power supply from 3.0V to 5.5V
Available QML Q or V processes
Flexible package
- 14-lead flatpack
FUNCTION TABLE
INPUTS
CLR
L
H
H
H
H
CLK
X
L
A
X
X
H
L
X
B
X
X
H
X
L
Q
A
L
Q
A0
H
L
L
OUTPUTS
Q
B
L
Q
B0
Q
An
Q
An
Q
An
...
Q
H
L
Q
H0
Q
Gn
Q
Gn
Q
Gn
DESCRIPTION
The UT54ACS164E and the UT54ACTS164E are 8-bit shift
registers which feature AND-gated serial inputs and an asyn-
chronous clear. The gated serial inputs (A and B) permit com-
plete control over incoming data. A low at either input inhibits
entry of new data and resets the first flip-flop to the low level
at the next clock pulse. A high-level at both serial inputs sets
the first flip-flop to the high level at the next clock pulse. Data
at the serial inputs may be changed while the clock is high or
low, providing the minimum setup time requirements are met.
Clocking occurs on the low-to-high-level transition of the clock
input.
The devices are characterized over full military temperature
range of -55°C to +125°C.
Notes:
1. Q
A0
, Q
B0
, Q
H0
= the level of Q
A
, Q
B
or Q
H
, respectively, before the indicated
steady-state input conditions were established.
2. Q
An
and Q
Gn
= the level of Q
A
or Q
G
before the most recent
transition of
the clock; indicates a one-bit shift.
LOGIC SYMBOL
(9)
CLR
(8)
CLK
A
(1)
(2)
SRG8
R
C1/
&
1D
(3)
(4)
PINOUT
14-Lead Flatpack
Top View
A
B
Q
A
Q
B
Q
C
Q
D
V
SS
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
DD
Q
H
Q
G
Q
F
Q
E
CLR
CLK
B
Q
A
Q
B
(5)
Q
(6)
C
Q
D
(10)
Q
(11)
E
Q
(12)
F
Q
(13)
G
Q
H
Note:
1. Logic symbol in accordance with ANSI/IEEE Std 91-1984 and
IEC Publication 617-12.
Thermocouple and thermal resistor wiring method
Thermocouple and thermal resistor wiring method Thermocouples are all two-wire thermal resistors. Three- wire thermal resistors can be connected . There are currently three main ways to connect the le...
dzpag02 Industrial Control Electronics
Introduction to the application of decoupling capacitors in single chip microcomputer circuits
First, let’s look at Figure 1, which shows the USB interface and power supply circuit.    Figure 1 USB interface and power supply circuit  The left picture shows a 470uF capacitor C16 connected after ...
Aguilera Microcontroller MCU
fpga nes
fpga nes...
iamxiaozhang FPGA/CPLD
CC2640之ADC功能实现和供电电压的採集
[i=s]This post was last edited by Jacktang on 2019-11-6 23:03[/i]1. IntroductionWrite programs that do one thing and do it well ~~~~~发现非常多人关于使用CC2640/CC2650的过程中比較难以应对的问题就是实现ADC。为了方便大家,所以有了本篇博客,都是一些自己的...
Jacktang Wireless Connectivity
How to add a background image to the Form in a wince application
I use VS2005+wince5.0 to develop smart device applications. I want to ask how to add a background image to the Form in the wince application? ? ? Do I have to use the drawing function to draw the imag...
luboy Embedded System
Risking my life to recommend Hi-Fi amplifier circuit analysis!
I risk my life to recommend Hi-Fi amplifier circuit analysis. If you have experience with amplifiers, please feel free to share your thoughts with me....
378246715 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1354  1682  963  1258  1401  28  34  20  26  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号