EEWORLDEEWORLDEEWORLD

Part Number

Search

5962F9655701QCC

Description
Serial In Parallel Out, ACT Series, 8-Bit, Right Direction, True Output, CMOS, CDIP14, DIP-14
Categorylogic    logic   
File Size240KB,10 Pages
ManufacturerCobham PLC
Download Datasheet Parametric View All

5962F9655701QCC Overview

Serial In Parallel Out, ACT Series, 8-Bit, Right Direction, True Output, CMOS, CDIP14, DIP-14

5962F9655701QCC Parametric

Parameter NameAttribute value
package instructionDIP,
Reach Compliance Codeunknown
Counting directionRIGHT
seriesACT
JESD-30 codeR-CDIP-T14
JESD-609 codee4
Logic integrated circuit typeSERIAL IN PARALLEL OUT
Number of digits8
Number of functions1
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityTRUE
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
propagation delay (tpd)21 ns
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class Q
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceGOLD
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
total dose300k Rad(Si) V
Trigger typePOSITIVE EDGE
width7.62 mm
Base Number Matches1
Standard Products
UT54ACS164/UT54ACTS164
8-Bit Shift Registers
Datasheet
November 2010
www.aeroflex.com/logic
FEATURES
AND-gated (enable/disable) serial inputs
Fully buffered clock and serial inputs
Direct clear
1.2μ
CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 14-pin DIP
- 14-lead flatpack
UT54ACS164 - SMD 5962-96556
UT54ACTS164 - SMD 5962-96557
DESCRIPTION
PINOUTS
14-Pin DIP
Top View
A
B
Q
A
Q
B
Q
C
Q
D
V
SS
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
DD
Q
H
Q
G
Q
F
Q
E
CLR
CLK
14-Lead Flatpack
Top View
A
1
2
3
4
5
6
7
14
13
12
11
10
9
8
The UT54ACS164 and the UT54ACTS164 are 8-bit shift reg-
isters which feature AND-gated serial inputs and an asynchro-
nous clear. The gated serial inputs (A and B) permit complete
control over incoming data. A low at either input inhibits entry
of new data and resets the first flip-flop to the low level at the
next clock pulse. A high-level at both serial inputs sets the first
flip-flop to the high level at the next clock pulse. Data at the
serial inputs may be changed while the clock is high or low,
providing the minimum setup time requirements are met. Clock-
ing occurs on the low-to-high-level transition of the clock input.
The devices are characterized over full military temperature
range of -55°C to +125°C.
FUNCTION TABLE
INPUTS
CLR
L
H
H
H
H
CLK
X
L
A
X
X
H
L
X
B
X
X
H
X
L
Q
A
L
Q
A0
H
L
L
OUTPUTS
Q
B
L
Q
B0
Q
An
Q
An
Q
An
...
V
DD
Q
H
Q
G
Q
F
Q
E
CLR
CLK
B
Q
A
Q
B
Q
C
Q
D
V
SS
LOGIC SYMBOL
(9)
CLR
(8)
CLK
A
(1)
(2)
SRG8
R
C1/
&
1D
(3)
(4)
Q
H
L
Q
H0
Q
Gn
Q
Gn
Q
Gn
B
Q
A
Q
B
(5)
Q
(6)
C
Q
D
(10)
Q
(11)
E
Q
(12)
F
Q
(13)
G
Q
H
Note:
1. Logic symbol in accordance with ANSI/IEEE Std 91-1984 and
IEC Publication 617-12.
Notes:
1. Q
A0
, Q
B0
, Q
H0
= the level of Q
A
, Q
B
or Q
H
, respectively, before the indicated
steady-state input conditions were established.
2. Q
An
and Q
Gn
= the level of Q
A
or Q
G
before the most recent
transition of
the clock; indicates a one-bit shift.
1
Some issues with the SG3525A chip
[size=4]【If you don't understand, ask】 [/size][font=宋体][size=4]As shown in the figure, the internal structure of the driver chip SG3525A[/size][/font] [font=宋体][size=4]【1】Originally, pins 1 and 2 are ...
shaorc Analog electronics
Audio control based on TI SensorTag
Sit on the sofa, just press the phone, and the speakers will do everything. You just sit on the sofa and shake your head....
ltbytyn Wireless Connectivity
IAR Development LM3S Full Series Tutorial 5
IAR Development LM3S Full Series Tutorial 5...
yuhua8688 Microcontroller MCU
CCS4 reports an error: build properties cannot be opened
[i=s] This post was last edited by zyqcome on 2014-9-12 23:11 [/i]What is the reason for this? What did I do wrong? Restarting does not solve the problem...
zyqcome DSP and ARM Processors
jbus protocol
Can someone please give me a detailed introduction to the JBUS protocol or any related information, even links are fine. I need it urgently~...
mosquit Embedded System
Thinking (2) -- The dangers of high-voltage, low-capacity capacitors
In the post [url=https://bbs.eeworld.com.cn/forum.php?mod=redirect&goto=findpost&ptid=509140&pid=2108293][color=#0066cc]The role of the primary and secondary series resistors of the power transformer ...
PowerAnts Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2030  2826  2739  728  255  41  57  56  15  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号