EEWORLDEEWORLDEEWORLD

Part Number

Search

5962G9654003QXC

Description
J-Kbar Flip-Flop, AC Series, 1-Func, Positive Edge Triggered, 2-Bit, Complementary Output, CMOS, CDFP16, BOTTOM BRAZED, CERAMIC, DFP-16
Categorylogic    logic   
File Size141KB,10 Pages
ManufacturerCobham Semiconductor Solutions
Download Datasheet Parametric View All

5962G9654003QXC Overview

J-Kbar Flip-Flop, AC Series, 1-Func, Positive Edge Triggered, 2-Bit, Complementary Output, CMOS, CDFP16, BOTTOM BRAZED, CERAMIC, DFP-16

5962G9654003QXC Parametric

Parameter NameAttribute value
Parts packaging codeDFP
package instructionQFF,
Contacts16
Reach Compliance Codeunknown
ECCN code3A001.A.1.A
seriesAC
JESD-30 codeR-CDFP-F16
Logic integrated circuit typeJ-KBAR FLIP-FLOP
Number of digits2
Number of functions1
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityCOMPLEMENTARY
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeQFF
Package shapeRECTANGULAR
Package formFLATPACK
propagation delay (tpd)31 ns
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class Q
Maximum seat height2.921 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)3 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
total dose500k Rad(Si) V
Trigger typePOSITIVE EDGE
width6.731 mm
Base Number Matches1
UT54ACS109E
Dual J-K Flip-Flops
Septenber 2010
www.aeroflex.com/Logic
FEATURES
0.6μm
CRH CMOS Process
- Latchup immune
• High speed
• Low power consumption
• Wide operating power supply of 3.0V to 5.5V
• Available QML Q or V processes
• 16-lead flatpack
DESCRIPTION
The UT54ACS109E is a dual J-K positive triggered flip-flop.
A low level at the preset or clear inputs sets or resets the outputs
regardless of the other input levels. When preset and clear are
inactive (high), data at the J and K input meeting the setup time
requirements are transferred to the outputs on the positive-going
edge of the clock pulse. Following the hold time interval, data
at the J and K input can be changed without affecting the levels
at the outputs. The flip-flops can perform as toggle flip-flops
by grounding K and tying J high. They also can perform as D
flip-flops if J and K are tied together.
The devices are characterized over full HiRel temperature range
of -55°C to +125°C.
PINOUTS
16-Lead Flatpack
Top View
CLR1
J1
K1
CLK1
PRE1
Q1
Q1
V
SS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
DD
CLR2
J2
K2
CLK2
PRE2
Q2
Q2
LOGIC SYMBOL
PRE1
J1
CLK1
K1
CLR1
PRE2
J2
(5)
(2)
(4)
(3)
(1)
(11)
(14)
(12)
(9)
Q2
(10)
Q2
S
J1
C1
K1
R
(6)
Q1
(7)
Q1
FUNCTION TABLE
INPUTS
PRE
L
H
L
H
H
H
H
H
CLR
H
L
L
H
H
H
H
H
CLK
X
X
X
L
J
X
X
X
L
H
L
H
X
K
X
X
X
L
L
H
H
X
OUTPUT
Q
H
L
H
1
L
Q
L
H
H
1
H
Toggle
No Change
H
L
CLK2
(13)
K2
(15)
CLR2
Note:
1. Logic symbol in accordance with ANSI/IEEE standard 91-1984 and
IEC Publication 617-12.
No Change
Note:
1. The output levels in this configuration are not guaranteed to meet the mini-
mum levels for V
OH
if the lows at preset and clear are near V
IL
maximum.
In addition, this configuration is nonstable; that is, it will not persist when
either preset or clear returns to its inactive (high) level.
1
Thermal imaging reverse upgrade
...
littleshrimp Integrated technical exchanges
Basic circuit diagram of op amp and op amp debugging
I believe that people who do hardware design should all know that operational amplifiers, the role of operational amplifiers in circuit design cannot be ignored. As the most common analog device, oper...
led2015 Power technology
Is there any group purchase for Sitara Phase 2?
[i]Admin, is there any second-phase group purchase for Sitara ARM Processors AM335x Starter Kit? This board is very cost-effective, and many people are eager to get it. But there are too many sellers ...
lonerzf DSP and ARM Processors
What kind of operation circuit is U2?
From the formula (4) in the paper, we can see that when the output voltage of U2 is 0V, the LED is turned on. I want to ask if U2 is a comparator? Because the inverting input terminal is higher than t...
西里古1992 Analog electronics
Coke power cell phone
This concept phone was designed by a young Chinese designer, Daizi Zheng. It uses carbohydrates to generate electricity, providing energy support for the work of the mobile phone's bio-battery. This b...
xyh_521 Creative Market
【Transfer】Using Matlab 2015a for Altera SoC Hardware and Software Co-design
链接:[url]http://cn.mathworks.com/help/hdlcoder/examples/getting-started-with-hardware-software-codesign-workflow-for-altera-soc-platform.html[/url][align=left]This example shows how to use the HDL Code...
chenzhufly FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2472  674  1724  2892  603  50  14  35  59  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号