50295-1046HBLF datasheet, PDF - EEWORLD Datasheet

50295-1046HBLF: DescriptionBoard Connector, 184 Contact(s), 4 Row(s), Female, Right Angle, 0.1 inch Pitch, Solder Terminal, Guide Pin, Black Insulator, Receptacle, LEAD FREE; CategoryThe connector The connector; File Size446KB，5 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

50295-1046HBLF Overview

Board Connector, 184 Contact(s), 4 Row(s), Female, Right Angle, 0.1 inch Pitch, Solder Terminal, Guide Pin, Black Insulator, Receptacle, LEAD FREE

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	1776666944
package instruction	LEAD FREE
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	9.1
body width	0.46 inch
subject depth	0.82 inch
body length	4.63 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (30)
Contact completed and terminated	Tin (Sn)
Contact point gender	FEMALE
Contact material	BERYLLIUM COPPER
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
DIN compliance	NO
Filter function	NO
IEC compliance	NO
Insulator color	BLACK
insulator material	GLASS FILLED POLYETHYLENE
JESD-609 code	e3
MIL compliance	NO
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Mixed contacts	NO
Installation option 1	GUIDE PIN
Installation option 2	LOCKING
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
PCB row number	4
Number of rows loaded	4
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	30u inch
polarization key	POLARIZED HOUSING
Guideline	UL
Terminal length	0.18 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	184
UL Flammability Code	94V-0

PDM: Rev:S

STATUS:

Released

Printed: May 13, 2011

Master's thesis: Paid help: Help to improve a clean room based on FPGA design. Monitoring indicators include temperature, humidity, noise, etc. The framework is ready, but some things are not available, such as the no...; shanshixin1983 FPGA/CPLD

System clock tick: Before starting the clock tick, do I have to create all the required tasks before starting it? In other words, after the clock tick is started, no new tasks can be created. I saw in the 2440 project t...; 使者0123 Embedded System

"Verilog HDL Comprehensive Practical Tutorial" by J.Bhasker, translated by Sun Haiping.pdf: "Verilog HDL Comprehensive Practical Tutorial" by J.Bhasker, translated by Sun Haiping.pdf...; 雷北城 FPGA/CPLD

(50 points) Detailed steps for developing with SQL CE in EVC, preferably with examples: I want to know the detailed steps of using SQL CE to develop in EVC. It is better to have examples. I have never worked on databases and don't quite understand the process of database development. Now...; afobbi Embedded System

Apply for a ZVS buck regulator for free, first come first served!: [align=left][font=微软雅黑][size=3]Hurry up and click on the link below to apply! [/size][/font][/align][align=left][font=微软雅黑][size=3] [/size][/font][/align][align=left][url=http://www.vicorpower.com/zh-...; eric_wang Power technology

Verilog introductory materials: Good Verilog introductory information, for reference only!...; lwen9413 FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components