84868-727H datasheet, PDF - EEWORLD Datasheet

84868-727H: DescriptionBoard Stacking Connector, 27 Contact(s), 1 Row(s), Male, Straight, Solder Terminal,; CategoryThe connector The connector; File Size297KB，4 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

84868-727H Overview

Board Stacking Connector, 27 Contact(s), 1 Row(s), Male, Straight, Solder Terminal,

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Reach Compliance Code	compliant
Connector type	BOARD STACKING CONNECTOR
Contact to complete cooperation	GOLD (30) OVER NICKEL
Contact completed and terminated	GOLD (30) OVER NICKEL
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e4
MIL compliance	NO
Manufacturer's serial number	84868
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of rows loaded	1
Options	GENERAL PURPOSE
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	27
UL Flammability Code	94V-0
Base Number Matches	1

PDM: Rev:AC

STATUS:

Released

Printed: Jul 20, 2006

DDR3 IP core instantiation guidance required: There are 3 DDR3 chips on the schematic diagram, two of which output 16-bit data, and the remaining one outputs 8-bit data. These 3 DDR3s share address lines and control signals. I want to know how to...; robertslyh FPGA/CPLD

There is an H bridge in the lower right corner. But after soldering, the 9013 in the lower left corner keeps smoking. Can anyone tell me? !: ...; sunruiiris MCU

[HPM-DIY] Pseudo 3D game doom ported to HPM6750: DOOM is a first-person shooter game produced by id Software and published by Bethesda . It is available on PS4, XBOXONE, PC, and Nintendo Switch. On December 2, 2016, the game won the TGA 2016 Best So...; RCSN Domestic Chip Exchange

How to reset xilinx after loading?: How can Xilinx FPGA, such as Spartan3, reset itself after program loading, i.e., assign initial values to the registers of the entire FPGA? That is, the reset input rst of the top module is low after ...; eeleader-mcu FPGA/CPLD

Invalid declaration when using IP4_ADDR(ipaddr, a,b,c,d): When using the RAW API interface programming in LWIP to set the local IP, the following error occurs:Is there something wrong with the format I used? How should I modify it?...; 荔枝星球宇航员 Programming Basics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components