EEWORLDEEWORLDEEWORLD

Part Number

Search

88926-546

Description
Board Connector, 48 Contact(s), 4 Row(s), Male, Straight, Press Fit Terminal
CategoryThe connector    The connector   
File Size655KB,6 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

88926-546 Overview

Board Connector, 48 Contact(s), 4 Row(s), Male, Straight, Press Fit Terminal

88926-546 Parametric

Parameter NameAttribute value
Reach Compliance Codecompliant
Other featuresPOLARIZED
Connector typeBOARD CONNECTOR
Contact completed and terminatedTIN LEAD
Contact point genderMALE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee0
MIL complianceNO
Manufacturer's serial number88926
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded4
OptionsGENERAL PURPOSE
Terminal pitch2 mm
Termination typePRESS FIT
Total number of contacts48
UL Flammability Code94V-0
Base Number Matches1
PDM: Rev:K
STATUS:
Released
Printed: May 16, 2009
.
Switching Power Supply Design 2nd Edition
eeworldpostqq...
JFET Power technology
Share this book that explains operational amplifiers very thoroughly
A very popular book abroad: "The Definitive Guide to Operational Amplifiers"...
error_echo Power technology
Exar launches wireless UART solution including wireless UART controller and RF receiver
Exar Corporation has released an industry-leading wireless UART solution consisting of two devices that can be used as a chipset or standalone. The chipset solution includes a wireless UART controller...
RF/Wirelessly
Urgently need to transfer the data collected by the EEG sensor to the MSP430f149
The EEG sensor has built-in Bluetooth. I put another Bluetooth on the microcontroller, and the Bluetooth matching was successful. However, there was a problem with the data transmission. I don’t know ...
漩涡中的鲨鱼 Microcontroller MCU
A grammar question for beginners
[align=left]a>8, is there any grammatical problem in this sentence:time:[/align]eeworldpostqq...
JFET FPGA/CPLD
Why doesn't the buzzer sound?
module fp_verilog(clk,reset_n,fm); input clk,reset_n; output fm; reg fm; reg [19:0] counter; always@(posedge clk or negedge reset_n)if(!reset_n)counter=20'b0;elsebeginif(counter[19])beginfm=1'b1;count...
leomeng FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2000  2729  1171  1804  47  41  55  24  37  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号