IS42S8800/IS42S8800L
IS42S16400/IS42S16400L
FEATURES
Single 3.3V (± 0.3V) power supply
High speed clock cycle time -7: 133MHz<3-3-3>,
-8: 100MHz<2-2-2>
Fully synchronous operation referenced to clock
rising edge
Possible to assert random column access in
every cycle
Quad internal banks contorlled by A12 & A13
(Bank Select)
Byte control by LDQM and UDQM for
IS42S16400
Programmable Wrap sequence (Sequential /
Interleave)
Programmable burst length (1, 2, 4, 8 and full
page)
Programmable /CAS latency (2 and 3)
Automatic precharge and controlled precharge
CBR (Auto) refresh and self refresh
X8, X16 organization
LVTTL compatible inputs and outputs
4,096 refresh cycles / 64ms
Burst termination by Burst stop and Precharge
command
Package 400mil 54-pin TSOP-2
2(1)M Words x 8(16) Bits x 4 Banks (64-MBIT)
SYNCHRONOUS DYNAMIC RAM
DESCRIPTION
The IS42S8800 and IS42S16400 are high-speed 67,
108,864-bit synchronous dynamic random-access
moeories, organized as 2,097,152 x 8 x 4 and 1,048,
576 x 16 x 4 (word x bit x bank), respectively.
The synchronous DRAMs achieved high-speed data
transfer using the pipeline architecture and clock
frequency up to 133MHz for -7. All input and outputs
are synchronized with the postive edge of the clock.
The synchronous DRAMs are compatible with Low
Voltage TTL (LVTTL).These products are pack-aged
in 54-pin TSOP-2.
ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors
which may appear in this publication. © Copyright 2000, Integrated Circuit Solution Inc.
Integrated Circuit Solution Inc.
DR007-0A
1
IS42S8800/IS42S8800L
IS42S16400/IS42S16400L
PIN CONFIGURATIONS
54-Pin TSOP-2 (IS42S8800)
54-Pin TSOP-2 (IS42S16400)
VSS
DQ7
VSSQ
NC
DQ6
VDDQ
NC
DQ5
VSSQ
NC
DQ4
VDDQ
NC
VSS
NC
DQM
CLK
CKE
NC
A11
A9
A8
A7
A6
A5
A4
VSS
VDD
DQ0
VDDQ
DQ1
DQ2
VSSQ
DQ3
DQ4
VDDQ
DQ5
DQ6
VSSQ
DQ7
VDD
LDQM
WE
CAS
RAS
CS
BA0
BA1
A10
A0
A1
A2
A3
VDD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
VSS
DQ15
VSSQ
DQ14
DQ13
VDDQ
DQ12
DQ11
VSSQ
DQ10
DQ9
VDDQ
DQ8
VSS
NC
DQM
CLK
CKE
NC
A11
A9
A8
A7
A6
A5
A4
VSS
VDD
DQ0
VDDQ
NC
DQ1
VSSQ
NC
DQ2
VDDQ
NC
DQ3
VSSQ
NC
VDD
NC
WE
CAS
RAS
CS
BA0
BA1
A10
A0
A1
A2
A3
VDD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
PIN DESCRIPTIONS
CLK
CKE
CS
RAS
CAS
WE
DQ0 ~ DQ15
Master Clock
Clock Enable
Chip Select
Row Address Strobe
Column Address Strobe
Write Enable
Data I/O
DQM
A0-11
BA0,1
V
DD
V
DDQ
V
SS
V
SSQ
DQ Mask Enable
Address Input
Bank Address
Power Supply
Power Supply for DQ
Ground
Ground for DQ
2
Integrated Circuit Solution Inc.
DR007-0A
IS42S8800/IS42S8800L
IS42S16400/IS42S16400L
FUNCTIONAL BLOCK DIAGRAM
CLK
CKE
Clock
Generator
Address
Mode
Register
Row Decoder
Row
Address
Buffer
&
Refresh
Counter
Bank D
Bank C
Bank B
Bank A
Sense Amplifier
Command Decoder
CS
RAS
CAS
WE
Control Logic
Input & Output
Buffer
Latch Circuit
Column
Address
Buffer
&
Burst
Counter
Column Decoder &
Latch Circuit
DQM
Data Control Circuit
DQ
Integrated Circuit Solution Inc.
DR007-0A
3
IS42S8800/IS42S8800L
IS42S16400/IS42S16400L
PIN FUNCTIONS
Symbol
CLK
CKE
Type
Input Pin
Input Pin
Function (In Detail)
Maste Clock: Other inputs signals are referenecd to the CLK rising edge
Clock Enable: CKE HIGH activates, and CKE LOW deactivates internal
clock signals,device input buffers and output drivers. Deactivating the clock
provides PRECHARGE POWER-DOWN and SELF REFRESH operation
(all banks idle), or ACTIVE POWER-DOWN (row ACTIVE in any bank).
Chip Select:
+5
enables (registered LOW) and disables (registered HIGH)
the com-mand decoder. All commands are masked when
+5
is registered
HIGH.
+5
provides for external bank selection on systems with multiple
banks.
+5
is considered part of the command code.
Command Inputs:
RAS
,
CAS
and
WE
(along with
+5)
define the command
being entered.
Address Inputs: Provide the row address for ACTIVE commands, and the
column address and AUTO PRECHARGE bit for READ/WRITE
commands, to select one loca-tion out of the memory array in the respec-
tive bank. The row address is specified by A0-A11. The column address is
specified by A0-A8 (IS42S8800) / A0-A7 (IS42S16400)
Bank Address Inputs: BA0 and BA1 define to which bank an ACTIVE,
READ, WRITE or PRECHARGE command is being applied.
Address Inputs: Provide the row address for ACTIVE commands (row
address A0-A10), and the column address and AUTO PRECHARGE bit for
READ/WRITE com-mands (column address A0-A7 with A10 defining
AUTO PRECHARGE), to select one location out of the memory array in the
respective bank.
I
Data Input / Output: Data bus.
Power Supply for the memory array and peripheral circuitry.
Power Supply are supplied to the output buffers only.
CS
Input Pin
RAS, CAS, WE
A0-A11
Input Pin
Input Pin
BA0,BA1
DQM, UDQM ,LDQM
Input Pin
Input Pin
DQ0 to DQ15
V
DD
,
V
SS
V
DDQ
,
V
SSQ
I/O Pin
Power Supply Pin
Power Supply Pin
4
Integrated Circuit Solution Inc.
DR007-0A
IS42S8800/IS42S8800L
IS42S16400/IS42S16400L
ABSOLUTE MAXIMUM RATINGS
(1)
Symbol
V
,,
V
,,3
Parameters
Rating
Unit
V
V
V
V
mA
W
°C
°C
V
I
V
O
I
O
P
D
T
OPT
T
STG
Supply Voltage (with respect to V
SS
)
0.5 to +4.6
Supply Voltage for Output (with respect to V
SSQ
)
0.5 to +4.6
Input Voltage
(with respect to V
SS
)
0.5 to V
DD
+0.5
Output Voltage
(with respect to V
SSQ
)
1.0 to V
DDQ
+0.5
Short circuit output current
50
Power Dissipation (
T
A
= 25 °C)
1
Operating Temperature
Storage Temperature
0 to +70
65 to +150
Notes:
1. Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent
damage. The device is not meant to be operated under conditions outside the limits described in the
operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended
periods may affect device reliability.
DC RECOMMENDED OPERATING CONDITIONS
(
At T
A
= 0 to +70°C unless otherwise noted)
Symbol
V
DD
V
DDQ
V
SS
V
SSQ
V
IH
V
IL
Parameter
Supply Voltage
Supply Voltage for DQ
Ground
Ground for DQ
High Level Input Voltage (all Inputs)
Low Level Input Voltage (all Inputs)
Min.
3.0
0
3.0
0
2.0
-0.3
Typ.
3.3
0
3.3
0
Max.
3.6
0
3.6
0
V
DD
+ 0.3
+0.8
Unit
V
V
V
V
V
V
CAPACITANCE CHARACTERISTICS
(At T
A
= 0 ~ 70°C, V
DD
= V
DDQ
= 3.3 ± 0.3V, V
SS
= V
SSQ
= 0V , unless otherwise note@)
Symbol
C
IN
C
CLK
CI/O
Parameter
Input Capacitance, address & control pin
I
nput Capacitance, CLK pin
Min.
2.5
2.5
4.0
Max.
3.8
3.5
6.5
Unit
pF
pF
pF
Data Input/Output Capacitance
Integrated Circuit Solution Inc.
DR007-0A
5
京公网安备 11010802033920号
EEWORLD
