54242-404-12-1700 datasheet, PDF

54242-404-12-1700: DescriptionBoard Stacking Connector, 12 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle,; CategoryThe connector The connector; File Size108KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54242-404-12-1700 Overview

Board Stacking Connector, 12 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle,

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Amphenol
Reach Compliance Code	compliant
ECCN code	EAR99
body width	0.169 inch
subject depth	0.669 inch
body length	1.2 inch
Body/casing type	RECEPTACLE
Connector type	BOARD STACKING CONNECTOR
Contact to complete cooperation	TIN LEAD OVER NICKEL (50)
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
DIN compliance	NO
Filter function	NO
IEC compliance	NO
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e0
MIL compliance	NO
Manufacturer's serial number	54242
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Mixed contacts	NO
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
PCB contact row spacing	5.461 mm
Plating thickness	79u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal pitch	2.54 mm
Termination type	SURFACE MOUNT
Total number of contacts	12
UL Flammability Code	94V-0
Base Number Matches	1

PDM: Rev:G

STATUS:

Released

Printed: Jun 13, 2008

FPGA Experiment (III) VGA Color Bar Signal Display Based on HDL Language: [postbg]3.jpg[/postbg][font=黑体][size=4] This time, FPGA is used to implement a VGA image display controller to display some graphics, text or images. This effect realizes horizontal color bars, vertic...; bqgup Creative Market

Powering the isolated side of a half-bridge configuration: [i=s]This post was last edited by Tianming on 2014-8-31 20:48[/i] >>...; 天明 ADI Reference Circuit

Help, who has 4-bit LED common cathode (protel99se) package: Can anyone help me with a 4-bit LED common cathode (protel99se) pcb package? Thank you in advance!!!...; wen06990234 PCB Design

Is there something wrong with OALPAtoVA? The registers are not working?: I want to use the TOUT3 function of the GPB3 port of 2450 to send out PWM waves. Add code to OEMInit() under Kernel/Oal/init.c. Below is my code: volatile S3C2450_IOPORT_REG *s2450IOP = (S3C2450_IOPOR...; ruoruo1997 Embedded System

SOPC custom peripherals (LED digital tube scanning) problem: [code]module Display(clk,data,addr,read_en,write_en,data_out,seg,lbit);input clk;input read_en,write_en;input [7:0]data;input [3:0]addr;output [7:0] seg;output [7:0] lbit;output [7:0]data_out;reg [7:0...; lxttian FPGA/CPLD

Share some materials "VHDL Zhejiang University Quick Start Tutorial", "Altera OpenCL Introduction", etc.: eeworldpostqq...; 提拉米苏 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components