EEWORLDEEWORLDEEWORLD

Part Number

Search

MD2FLDL-TTL-21T

Description
Active Delay Line, 2-Func, 1-Tap, True Output, TTL, TUCKED LEAD, MODULE-8/6
Categorylogic    logic   
File Size1MB,2 Pages
ManufacturerEngineered Components Co.
Download Datasheet Parametric View All

MD2FLDL-TTL-21T Overview

Active Delay Line, 2-Func, 1-Tap, True Output, TTL, TUCKED LEAD, MODULE-8/6

MD2FLDL-TTL-21T Parametric

Parameter NameAttribute value
MakerEngineered Components Co.
Parts packaging codeSOIC
package instructionSOL, SMDIP6/8,.38
Contacts6
Reach Compliance Codeunknown
Other featuresTYP. ICC = 60MA; MAX FAN OUT OF 10 STTL LOAD PER OUTPUT; INTERNAL TERMINATION
seriesF
JESD-30 codeR-XDSO-L6
length12.7 mm
Logic integrated circuit typeACTIVE DELAY LINE
Number of functions2
Number of taps/steps1
Number of terminals6
Maximum operating temperature70 °C
Minimum operating temperature
Output polarityTRUE
Package body materialUNSPECIFIED
encapsulated codeSOL
Encapsulate equivalent codeSMDIP6/8,.38
Package shapeRECTANGULAR
Package formSMALL OUTLINE
power supply5 V
programmable delay lineNO
Prop。Delay @ Nom-Sup22 ns
Certification statusNot Qualified
Maximum seat height7.239 mm
Maximum supply voltage (Vsup)5.25 V
Minimum supply voltage (Vsup)4.75 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyTTL
Temperature levelCOMMERCIAL
Terminal formL BEND
Terminal pitch2.54 mm
Terminal locationDUAL
Total delay nominal (td)21 ns
width10.795 mm
Base Number Matches1
SDRAM delay parameter setting
I continue to study Teacher Quanhui's FPGA control SDRAM program. I have a question about how to set the delay parameters. The specific code is as follows: sdram_ctrl //SDRAM timing delay parameter pa...
siyu FPGA/CPLD
[My relationship with TI] + TI op amps support electronics competition
{:1_140:}Last time I talked with you about the reason why [color=#000][font=微软雅黑][size=4] [[/size][/font][/color][color=rgb(0, 0, 0)][font=微软雅黑][size=4][color=#FF0000]My relationship with TI[/color][/...
High哥 TI Technology Forum
Three special PCB routing techniques: right-angle routing, differential routing, and serpentine routing
[align=left][color=rgb(51, 51, 51)][font=-apple-system-font, BlinkMacSystemFont, "][size=17px]Layout is one of the most basic working skills for PCB design engineers. The quality of routing will direc...
ohahaha PCB Design
I received the Kindle e-book. I'll show it to you.
[i=s] This post was last edited by Brother Bath on 2014-10-15 12:38 [/i] Thanks to Jun Yixing for the forum, the picture above. The paper screen looks very comfortable~...
洗澡哥 Embedded System
[Help] That expert has done nRF2401, please give me some help
Experts please take a look at the problem with my program.1Sendvoid main (void){ uint i;WDTCTL = WDTPW + WDTHOLD;BCSCTL1&=~XT2OFF; //XT2 ON ,LFXT1 work at low frequency (32.768kHz)BCSCTL2=0x88 ;// 100...
何贵君 Microcontroller MCU
Basics of Verilog HDL
...
sdjntl FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2184  2481  1241  1648  1780  44  50  25  34  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号