EBD11RD8ABFA datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > EBD11RD8ABFA

Preview

EBD11RD8ABFA: Description1GB Registered DDR SDRAM DIMM; File Size190KB，19 Pages; ManufacturerELPIDA; Websitehttp://www.elpida.com/en

Download Datasheet Compare View All

EBD11RD8ABFA Overview

1GB Registered DDR SDRAM DIMM

Preview

Download Datasheet

View All

PRELIMINARY DATA SHEET

1GB Registered DDR SDRAM DIMM

EBD10RD4ABFA

(128M words

72 bits, 1 Rank)

Description

The EBD10RD4ABFA is 128M words

72 bits, 1 rank

Double Data Rate (DDR) SDRAM registered module,

mounting 18 pieces of 512M bits DDR SDRAM sealed

in TSOP package. Read and write operations are

performed at the cross points of the CK and the /CK.

This high-speed data transfer is realized by the 2-bit

prefetch-pipelined architecture. Data strobe (DQS)

both for read and write are available for high speed and

reliable data bus design. By setting extended mode

set enable or disable. This module provides high

density mounting without utilizing surface mount

technology.

Decoupling capacitors are mounted

beside each TSOP on the module board.

Features

•

184-pin socket type dual in line memory module

(DIMM)



PCB height: 30.48mm



Lead pitch: 1.27mm

•

2.5V power supply

•

Data rate: 333Mbps/266Mbps (max.)

•

2.5 V (SSTL_2 compatible) I/O

•

Double Data Rate architecture; two data transfers per

clock cycle

•

Bi-directional, data strobe (DQS) is transmitted

/received with data, to be used in capturing data at

the receiver

•

Data inputs and outputs are synchronized with DQS

•

4 internal banks for concurrent operation

(Component)

•

DQS is edge aligned with data for READs; center

aligned with data for WRITEs

•

Differential clock inputs (CK and /CK)

•

DLL aligns DQ and DQS transitions with CK

transitions

•

Commands entered on each positive CK edge; data

referenced to both edges of DQS

•

Auto precharge option for each burst access

•

Programmable burst length: 2, 4, 8

•

Programmable /CAS latency (CL): 2, 2.5

•

Refresh cycles: (8192 refresh cycles /64ms)



7.8µs maximum average periodic refresh interval

•

2 variations of refresh



Auto refresh



Self refresh

•

1 piece of PLL clock driver, 2 pieces of register driver

and 1 piece of serial EEPROM (2k bits) for Presence

Detect (SPD) on PCB.

Document No. E0274E40 (Ver. 4.0)

Date Published April 2003 (K) Japan

URL: http://www.elpida.com

Elpida

Memory,Inc. 2002-2003

EBD11RD8ABFA Related Products

	EBD11RD8ABFA	EBD11RD8ABFA-7B	EBD11RD8ABFA-6B	EBD10RD4ABFA-7B	EBD10RD4ABFA-6B	EBD11RD8ABFA-7A	EBD10RD4ABFA-7A	EBD10RD4ABFA
Description	1GB Registered DDR SDRAM DIMM	1GB Registered DDR SDRAM DIMM	1GB Registered DDR SDRAM DIMM	1GB Registered DDR SDRAM DIMM	1GB Registered DDR SDRAM DIMM	1GB Registered DDR SDRAM DIMM	1GB Registered DDR SDRAM DIMM	1GB Registered DDR SDRAM DIMM
Is it Rohs certified?	-	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	-
Maker	-	ELPIDA	ELPIDA	ELPIDA	ELPIDA	ELPIDA	ELPIDA	-
Parts packaging code	-	DIMM	DIMM	DIMM	DIMM	DIMM	DIMM	-
package instruction	-	DIMM, DIMM184	DIMM, DIMM184	DIMM, DIMM184	DIMM, DIMM184	DIMM, DIMM184	DIMM, DIMM184	-
Contacts	-	184	184	184	184	184	184	-
Reach Compliance Code	-	unknow	unknown	unknow	unknown	unknow	unknow	-
ECCN code	-	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	-
access mode	-	DUAL BANK PAGE BURST	DUAL BANK PAGE BURST	SINGLE BANK PAGE BURST	SINGLE BANK PAGE BURST	DUAL BANK PAGE BURST	SINGLE BANK PAGE BURST	-
Maximum access time	-	0.75 ns	0.7 ns	0.75 ns	0.7 ns	0.75 ns	0.75 ns	-
Other features	-	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	-
Maximum clock frequency (fCLK)	-	166 MHz	133 MHz	133 MHz	166 MHz	142 MHz	133 MHz	-
I/O type	-	COMMON	COMMON	COMMON	COMMON	COMMON	COMMON	-
JESD-30 code	-	R-XDMA-N184	R-XDMA-N184	R-XDMA-N184	R-XDMA-N184	R-XDMA-N184	R-XDMA-N184	-
memory density	-	9663676416 bi	9663676416 bit	9663676416 bi	9663676416 bit	9663676416 bi	9663676416 bi	-
Memory IC Type	-	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE	-
memory width	-	72	72	72	72	72	72	-
Number of functions	-	1	1	1	1	1	1	-
Number of ports	-	1	1	1	1	1	1	-
Number of terminals	-	184	184	184	184	184	184	-
word count	-	134217728 words	134217728 words	134217728 words	134217728 words	134217728 words	134217728 words	-
character code	-	128000000	128000000	128000000	128000000	128000000	128000000	-
Operating mode	-	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	-
Maximum operating temperature	-	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	-
organize	-	128MX72	128MX72	128MX72	128MX72	128MX72	128MX72	-
Output characteristics	-	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	-
Package body material	-	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	-
encapsulated code	-	DIMM	DIMM	DIMM	DIMM	DIMM	DIMM	-
Encapsulate equivalent code	-	DIMM184	DIMM184	DIMM184	DIMM184	DIMM184	DIMM184	-
Package shape	-	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	-
Package form	-	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	-
power supply	-	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V	-
Certification status	-	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	-
refresh cycle	-	8192	8192	8192	8192	8192	8192	-
self refresh	-	YES	YES	YES	YES	YES	YES	-
Maximum standby current	-	0.444 A	0.444 A	0.454 A	0.52 A	0.444 A	0.454 A	-
Maximum slew rate	-	4.26 mA	4.89 mA	6.88 mA	8.025 mA	4.26 mA	6.88 mA	-
Maximum supply voltage (Vsup)	-	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	-
Minimum supply voltage (Vsup)	-	2.3 V	2.3 V	2.3 V	2.3 V	2.3 V	2.3 V	-
Nominal supply voltage (Vsup)	-	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V	-
surface mount	-	NO	NO	NO	NO	NO	NO	-
technology	-	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	-
Temperature level	-	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	-
Terminal form	-	NO LEAD	NO LEAD	NO LEAD	NO LEAD	NO LEAD	NO LEAD	-
Terminal pitch	-	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	-
Terminal location	-	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	-

Recommended Resources

RCM series integrated circuit remote control circuita

Bias amplifier circuit

Haier WQP3-1 household fully automatic dishwasher circuit diagram

Lock-controlled anti-theft alarm

Game console controller remote control circuit

Motor overload protection circuit

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components