EEWORLDEEWORLDEEWORLD

Part Number

Search

59628957701-YX

Description
BCRTM
File Size1MB,61 Pages
ManufacturerETC
Download Datasheet View All

59628957701-YX Overview

BCRTM

UT1553 BCRTM
F
EATURES
p
Comprehensive MIL-STD-1553 dual-redundant Bus
p
p
p
p
p
Controller (BC) and Remote Terminal (RT) and
Monitor (M) functions
MIL-STD-1773 compatible
Multiple message processing capability in BC
Time tagging and message logging in RT and M modes
Automatic polling and intermessage delay in
BC mode
Programmable interrupt scheme and internally
generated interrupt history list
p
Register-oriented architecture to enhance
programmability
p
DMA memory interface with 64K addressability
p
Internal self-test
p
Radiation-hardened option available for 84-lead
flatpack package only
p
Remote terminal operations in ASD/ENASD-certified
(SEAFAC)
p
Available in 84-pin pingrid array, 84-lead flatpack, 84-
lead leadless chip-carrier
p
Standard Microcircuit Drawing 5962-89577 available
- QML Q and V compliant
REGISTERS
CONTROL
HIGH-PRIORITY
STD PRIORITY LEVEL
STD PRIORITY PULSE
STATUS
CURRENT BC (or M) BLOCK/
RT DESCRIPTOR SPACE
POLLING COMPARE
CLOCK &
RESET
LOGIC
INTERRUPT
HANDLER
BC PROTOCOL
&
MESSAGE
HANDLER
BUILT-IN-TEST WORD
CURRENT COMMAND
INTERRUPT LOG
LIST POINTER
HIGH-PRIORITY
INTERRUPT ENABLE
16
HIGH-PRIORITY
INTERRUPT STATUS
STANDARD INTERRUPT
ENABLE
16
RT/MONITOR
PROTOCOL &
MESSAGE
HANDLER
BUILT-
IN-
TEST
16
RT ADDRESS
BUILT-IN-TEST
START COMMAND
RESET COMMAND
RT TIMER
RESET COMMAND
MONITOR ADDRESS
CONTROL
MONITOR ADDRESS
SELECT (0-15)
ADDRESS
MONITOR ADDRESS
SELECT (16-31)
16
16
DATA
12MHz
MASTER
RESET
1553
DATA
CHANNEL
A
1553
DATA
CHANNEL
B
DUAL
CHANNEL
ENCODER/
DECODER
MODULE
PARALLEL-
TO-SERIAL
CONVER-
SION
16
BUS
TRANSFER
LOGIC
SERIAL-TO-
PARALLEL
CONVER-
SION
TIMERON
TIMEOUT
ADDRESS
GENERATOR
16
DMA/CPU
CONTROL
16
DMA ARBITRATION
REGISTER CONTROL
DUAL-PORT MEMORY CONTROL
Figure 1. BCRTM Block Diagram
BCRTM-1
Telecom responds to cable killer accusation: all reports are subject to the power authority report
[b]Personally, I think: a sky full of wires will not be beautiful. Why don't telecommunications, electricity and water supply solve the problem together? If we want to connect with big cities, we shou...
lopopo Talking
A simple question: Have 21ic and ee become one?
[i=s] This post was last edited by Xinhai Baby on 2013-12-29 17:26 [/i] I accidentally found the following picture while searching for information today....
鑫海宝贝 Integrated technical exchanges
FPGA: Synchronous reset, asynchronous reset, and asynchronous reset synchronous release
1. Synchronous Reset Let's take a look at a simple synchronous reset D flip-flop. The Verilog code is as follows: module d_ff (clk,rst_n,datain,dataout);input clk;input rst_n;input datain;ouput dataou...
eeleader FPGA/CPLD
TV hardware problems
The TV restarts after I open QQ video. Also, the CPU temperature is very unstable, sometimes it can reach 80 or 90 degrees, sometimes 60 or 70 degrees. What is the reason? Urgent! ! !...
Prefer Embedded System
Why can't I send or receive data when sim300 switches to data mode?
at+cipmode=0 AT+CIPSTART="TCP","114.181.6.18","80" The module can receive the data sent by the server. After entering ato, the module cannot receive the data sent by the server. After entering data to...
wuyanghua Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1380  1693  2516  176  1377  28  35  51  4  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号