59628957701VXC datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > 59628957701VXC

Preview

59628957701VXC: DescriptionBCRTM; File Size1MB，61 Pages; ManufacturerETC

Download Datasheet View All

59628957701VXC Overview

BCRTM

Preview

Download Datasheet

View All

UT1553 BCRTM

EATURES

Comprehensive MIL-STD-1553 dual-redundant Bus

Controller (BC) and Remote Terminal (RT) and

Monitor (M) functions

MIL-STD-1773 compatible

Multiple message processing capability in BC

Time tagging and message logging in RT and M modes

Automatic polling and intermessage delay in

BC mode

Programmable interrupt scheme and internally

generated interrupt history list

programmability

DMA memory interface with 64K addressability

Internal self-test

Radiation-hardened option available for 84-lead

flatpack package only

Remote terminal operations in ASD/ENASD-certified

(SEAFAC)

Available in 84-pin pingrid array, 84-lead flatpack, 84-

lead leadless chip-carrier

Standard Microcircuit Drawing 5962-89577 available

- QML Q and V compliant

REGISTERS

CONTROL

HIGH-PRIORITY

STD PRIORITY LEVEL

STD PRIORITY PULSE

STATUS

CURRENT BC (or M) BLOCK/

RT DESCRIPTOR SPACE

POLLING COMPARE

CLOCK &

RESET

LOGIC

INTERRUPT

HANDLER

BC PROTOCOL

MESSAGE

HANDLER

BUILT-IN-TEST WORD

CURRENT COMMAND

INTERRUPT LOG

LIST POINTER

HIGH-PRIORITY

INTERRUPT ENABLE

HIGH-PRIORITY

INTERRUPT STATUS

STANDARD INTERRUPT

ENABLE

RT/MONITOR

PROTOCOL &

MESSAGE

HANDLER

BUILT-

IN-

TEST

RT ADDRESS

BUILT-IN-TEST

START COMMAND

RESET COMMAND

RT TIMER

RESET COMMAND

MONITOR ADDRESS

CONTROL

MONITOR ADDRESS

SELECT (0-15)

ADDRESS

MONITOR ADDRESS

SELECT (16-31)

DATA

12MHz

MASTER

RESET

1553

DATA

CHANNEL

1553

DATA

CHANNEL

DUAL

CHANNEL

ENCODER/

DECODER

MODULE

PARALLEL-

TO-SERIAL

CONVER-

SION

BUS

TRANSFER

LOGIC

SERIAL-TO-

PARALLEL

CONVER-

SION

TIMERON

TIMEOUT

ADDRESS

GENERATOR

DMA/CPU

CONTROL

DMA ARBITRATION

DUAL-PORT MEMORY CONTROL

Figure 1. BCRTM Block Diagram

BCRTM-1

Table of Contents

1.0

INTRODUCTION

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3

1.1

1.2

1.3

2.0

3.0

4.0

5.0

Features - Remote Terminal (RT) Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3

Features - Bus Controller (BC) Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3

Features - Monitor (M) Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4

PIN IDENTIFICATION AND DESCRIPTION

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

INTERNAL REGISTERS

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

SYSTEM OVERVIEW

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

SYSTEM INTERFACE.

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

5.1

5.2

5.3

5.4

5.6

6.0

DMA Transfers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20

Hardware Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .21

CPU Interconnection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .21

RAM Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23

Transmitter/Receiver Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23

RT Functional Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .24

6.1.1 RT Subaddress Descriptor Definitions . . . . . . . . . . . . . . . . . . . . . . . . . .24

6.1.2 Message Status Word . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25

6.1.3 Mode Code Descriptor Definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . .26

RT Error Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .28

RT Operational Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .28

BC Functional Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30

Polling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .31

BC Error Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .31

BC Operational Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .32

BC Operational Example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33

Monitor Functional Operation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .35

Monitor Error Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .35

Monitor Operational Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .35

REMOTE TERMINAL ARCHITECTURE.

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

6.1

6.2

6.3

7.0

BUS CONTROLLER ARCHITECTURE

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

7.1

7.2

7.3

7.4

7.5

8.0

MONITOR ARCHITECTURE

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

8.1

8.2

8.3

9.0

10.0

11.0

12.0

13.0

EXCEPTION HANDLING AND INTERRUPT LOGGING

. . . . . . . . . . . . . . . . . . . . . . . . 36

MAXIMUM AND RECOMMENDED OPERATING CONDITIONS

. . . . . . . . . . . . . . . . 40

DC ELECTRICAL CHARACTERISTICS

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41

AC ELECTRICAL CHARACTERISTICS

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42

PACKAGE OUTLINE DRAWINGS

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51

BCRTM-2

Recommended Resources

Differential input stage with separate feedback circuit and bias circuit

High input impedance window comparator

In Schmitt trigger TIL102/TIL103 is used to drive 54/74 TIL circuit

ASCII keyboard encoding circuit

Optoelectronic logic circuit

Novel automatic curtain circuit

Happy Dragon Boat Festival, fellow forum members: Today is the Dragon Boat Festival. I wish all my forum friends who are on holiday, working overtime, or recharging their batteries a happy Dragon Boat Festival!It is the forum that brings us together,...; wstt Talking

How to mass produce USB flash drives: Why can't I start mass production after downloading the mass production tool? I have a 2G Kingston USB flash drive. When I plug it into the computer, it prompts me to "format", but it can't be formatt...; 烽火寒轩 Embedded System

PICKit3 driver problem: PICKit3 is identified as a HID device, and the loaded driver cannot be used. Manually update the driver, as shown below: But the result is like this: Why?...; 电子微创意 Microchip MCU

Design a specific plan for a digital photo frame, please help: I recently participated in a competition, the topic is as follows: Design a specific plan for a digital photo frame, the detailed parameters are as follows: 1. Screen size: 8.9 inches 2. Screen featur...; disasterhe Embedded System

What kind of mistake is this?: fatal error C1083: Cannot open precompiled header file: 'SH3Rel/AdoTest.pch': No such file or directory The compilation came out, what is this error?...; 崔明义 Embedded System

What do I need to set when writing a bootloader to allocate PCI configuration space?: When writing bootloader to allocate resources, based on PCI bus, usually only IRQ and I/O base address are allocated. Usually, offset is set to registers such as 3c, 10, 14, 18, 1c, 20, 24, etc. Why i...; ltiqc Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components