EEWORLDEEWORLDEEWORLD

Part Number

Search

54242-810402500LF

Description
Board Stacking Connector, 40 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle, ROHS COMPLIANT
CategoryThe connector    The connector   
File Size108KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

54242-810402500LF Overview

Board Stacking Connector, 40 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle, ROHS COMPLIANT

54242-810402500LF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerAmphenol
package instructionROHS COMPLIANT
Reach Compliance Codecompliant
ECCN codeEAR99
body width0.169 inch
subject depth0.984 inch
body length4 inch
Body/casing typeRECEPTACLE
Connector typeBOARD STACKING CONNECTOR
Contact to complete cooperationGOLD (15) OVER NICKEL (50)/GOLD FLASH OVER PALLADIUM NICKEL (15)
Contact completed and terminatedMatte Tin (Sn) - with Nickel (Ni) barrier
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
DIN complianceNO
Filter functionNO
IEC complianceNO
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialTHERMOPLASTIC
JESD-609 codee3
MIL complianceNO
Manufacturer's serial number54242
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Mixed contactsNO
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
OptionsGENERAL PURPOSE
PCB contact patternRECTANGULAR
PCB contact row spacing5.461 mm
Plating thickness15u inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityCOMMERCIAL
Terminal pitch2.54 mm
Termination typeSURFACE MOUNT
Total number of contacts40
UL Flammability Code94V-0
Base Number Matches1
PDM: Rev:G
STATUS:
Released
Printed: Jun 13, 2008
.
Study on the influence of chip power pin decoupling capacitor and via position
318863 1. Topic: When designing PCB, the power pin of the chip usually needs to add 0.1uF decoupling capacitor. The decoupling capacitor is placed near the pin, and a via is made near the power layer ...
zhengzhiyi312 PCB Design
Do the registers inside the CPU have capacity?
Do the CPU internal registers have capacity? This question may seem naive, but I have been confused by many collection or assembly tutorials. For example, when someone mentioned the 8086 16-bit regist...
lj107 Embedded System
OV7670 Camera
For DE2-7 development board, it would be best if you can explain how to connect it!...
icexu320 Buy&Sell
Common power symbols and their meanings
Power symbols, are you still confused? Commonly used power symbols are attached! In circuit design, there are always various power symbols, which often confuse people. Today, the editor has sorted out...
成都亿佰特 Switching Power Supply Study Group
EEWORLD University - Teach you how to learn LittleVGL
Teach you how to learn LittleVGL step by step : https://training.eeworld.com.cn/course/5682LittlevGL is a free and open source graphics library that provides everything you need to create embedded GUI...
桂花蒸 MCU
Altera SoC Architecture Excerpt - Altera SoC FPGA Adaptive Debug.pdf
Altera SoC Architecture Excerpt - Altera SoC FPGA Adaptive Debug...
雷北城 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1194  2677  502  1917  309  25  54  11  39  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号