20ns (3.3 volt supply) maximum address access time
Asynchronous operation for compatibility with industry-
standard 512K x 8 SRAMs
TTL compatible inputs and output levels, three-state
bidirectional data bus
Typical radiation performance
- Total dose: 50krads
- >100krads(Si), for any orbit, using Aeroflex UTMC
patented shielded package
- SEL Immune >80 MeV-cm
2
/mg
- LET
TH
(0.25) = >10 MeV-cm
2
/mg
- Saturated Cross Section cm
2
per bit, 5.0E-9
- <1E-8 errors/bit-day, Adams 90% geosynchronous
heavy ion
Packaging options:
- 36-lead ceramic flatpack (3.42 grams)
- 36-lead flatpack shielded (10.77 grams)
Standard Microcircuit Drawing 5962-99607
- QML T and Q compliant
INTRODUCTION
The QCOTS
TM
UT8Q512 Quantified Commercial Off-the-
Shelf product is a high-performance CMOS static RAM
organized as 524,288 words by 8 bits. Easy memory expansion
is provided by an active LOW Chip Enable (E), an active LOW
Output Enable (G), and three-state drivers. This device has a
power-down feature that reduces power consumption by more
than 90% when deselected
.
Writing to the device is accomplished by taking Chip Enable
one (E) input LOW and Write Enable (W) inputs LOW. Data on
the eight I/O pins (DQ
0
through DQ
7
) is then written into the
location specified on the address pins (A
0
through A
18
). Reading
from the device is accomplished by taking Chip Enable one (E)
and Output Enable (G) LOW while forcing Write Enable (W)
HIGH. Under these conditions, the contents of the memory
location specified by the address pins will appear on the I/O pins.
The eight input/output pins (DQ
0
through DQ
7
) are placed in a
high impedance state when the device is deselected (E, HIGH),
the outputs are disabled (G HIGH), or during a write operation
(E LOWand W LOW).
Clk. Gen.
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
Pre-Charge Circuit
Row Select
Memory Array
1024 Rows
512x8 Columns
I/O Circuit
Column Select
Data
Control
CLK
Gen.
A10
A11
A12
A13
A14
A15
A16
A17
A18
DQ
0
- DQ
7
E
W
G
Figure 1. UT8Q512 SRAM Block Diagram
1
DEVICE OPERATION
A0
A1
A2
A3
A4
E
DQ0
DQ1
V
DD
V
SS
DQ2
DQ3
W
A5
A6
A7
A8
A9
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
NC
A18
A17
A16
A15
G
DQ7
DQ6
V
SS
V
DD
DQ5
DQ4
A14
A13
A12
A11
A10
NC
The UT8Q512 has three control inputs called Enable 1 (E), Write
Enable (W), and Output Enable (G); 19 address inputs, A(18:0);
and eight bidirectional data lines, DQ(7:0). E Device Enable
controls device selection, active, and standby modes. Asserting
E enables the device, causes I
DD
to rise to its active value, and
decodes the 19 address inputs to select one of 524,288 words in
the memory. W controls read and write operations. During a read
cycle, G must be asserted to enable the outputs.
Table 1. Device Operation Truth Table
G
X
1
X
W
X
0
1
1
E
1
0
0
0
I/O Mode
3-state
Data in
3-state
Data out
Mode
Standby
Write
Read
2
Read
Figure 2. 25ns SRAM Pinout (36)
1
0
PIN NAMES
A(18:0)
DQ(7:0)
E
W
G
V
DD
V
SS
Address
Data Input/Output
Enable
Write Enable
Output Enable
Power
Ground
Notes:
1. “X” is defined as a “don’t care” condition.
2. Device active; outputs disabled.
READ CYCLE
A combination of W greater than V
IH
(min) and E less than V
IL
(max) defines a read cycle. Read access time is measured from
the latter of Device Enable, Output Enable, or valid address to
valid data output.
SRAM Read Cycle 1, the Address Access in figure 3a, is
initiated by a change in address inputs while the chip is enabled
with G asserted and W deasserted. Valid data appears on data
outputs DQ(7:0) after the specified t
AVQV
is satisfied. Outputs
remain active throughout the entire cycle. As long as Device
Enable and Output Enable are active, the address inputs may
change at a rate equal to the minimum read cycle time (t
AVAV
).
SRAM read Cycle 2, the Chip Enable - Controlled Access in
figure 3b, is initiated by E going active while G remains asserted,
W remains deasserted, and the addresses remain stable for the
entire cycle. After the specified t
ETQV
is satisfied, the eight-bit
word addressed by A(18:0) is accessed and appears at the data
outputs DQ(7:0).
SRAM read Cycle 3, the Output Enable - Controlled Access in
figure 3c, is initiated by G going active while E is asserted, W
is deasserted, and the addresses are stable. Read access time is
t
GLQV
unless t
AVQV
or t
ETQV
have not been satisfied.
2
WRITE CYCLE
A combination of W less than V
IL
(max) and E less than
V
IL
(max) defines a write cycle. The state of G is a “don’t care”
for a write cycle. The outputs are placed in the high-impedance
state when either G is greater than V
IH
(min), or when W is less
than V
IL
(max).
Write Cycle 1, the Write Enable - Controlled Access in figure
4a, is defined by a write terminated by W going high, with E
still active. The write pulse width is defined by t
WLWH
when the
write is initiated by W, and by t
ETWH
when the write is initiated
by E. Unless the outputs have been previously placed in the high-
impedance state by G, the user must wait t
WLQZ
before applying
data to the nine bidirectional pins DQ(7:0) to avoid bus
contention.
Write Cycle 2, the Chip Enable - Controlled Access in figure
4b, is defined by a write terminated by the latter of E going
inactive. The write pulse width is defined by t
WLEF
when the
write is initiated by W, and by t
ETEF
when the write is initiated
by the E going active. For the W initiated write, unless the
outputs have been previously placed in the high-impedance state
by G, the user must wait t
WLQZ
before applying data to the eight
bidirectional pins DQ(7:0) to avoid bus contention.
TYPICAL RADIATION HARDNESS
Table 2. Typical Radiation Hardness
Design Specifications
1
Total Dose
Heavy Ion
Error Rate
2
50
<1E-8
krad(Si) nominal
Errors/Bit-Day
Notes:
1. The SRAM will not latchup during radiation exposure under recommended
operating conditions.
2. 90% worst case particle environment, Geosynchronous orbit, 100 mils of
Aluminum.
3
ABSOLUTE MAXIMUM RATINGS
1
(Referenced to V
SS
)
SYMBOL
V
DD
V
I/O
T
STG
P
D
T
J
Θ
JC
I
I
PARAMETER
DC supply voltage
Voltage on any pin
Storage temperature
Maximum power dissipation
Maximum junction temperature
2
Thermal resistance, junction-to-case
3
DC input current
LIMITS
-0.5 to 4.6V
-0.5 to 4.6V
-65 to +150°C
1.0W
+150°C
10°C/W
±
10 mA
Notes:
1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device
at these or any other conditions beyond limits indicated in the operational sections of this specification is not recommended. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability and performance.
2. Maximum junction temperature may be increased to +175°C during burn-in and steady-static life.
3. Test per MIL-STD-883, Method 1012.
RECOMMENDED OPERATING CONDITIONS
SYMBOL
V
DD
T
C
PARAMETER
Positive supply voltage
Case temperature range
LIMITS
3.0 to 3.6V
(C) screening: -55° to +125°C
(E) screening: -40° to +125°C
V
IN
DC input voltage
0V to V
DD
4
DC ELECTRICAL CHARACTERISTICS (Pre/Post-Radiation)*
(-55°C to +125°C for (C) screening and -40
o
C to +125
o
C for (W) screening) (V
DD
= 3.3V + 0.3)
SYMBOL
V
IH
V
IL
V
OL1
V
OL2
V
OH1
V
OH2
C
IN1
C
IO1
I
IN
I
OZ
PARAMETER
High-level input voltage
Low-level input voltage
Low-level output voltage
Low-level output voltage
High-level output voltage
High-level output voltage
Input capacitance
Bidirectional I/O capacitance
Input leakage current
Three-state output leakage current
(CMOS)
(CMOS)
I
OL
= 8mA, V
DD
=3.0V
I
OL
= 200µA,V
DD
=3.0V
I
OH
= -4mA,V
DD
=3.0V
I
OH
= -200µA,V
DD
=3.0V
ƒ
= 1MHz @ 0V
ƒ
= 1MHz @ 0V
V
SS
< V
IN
< V
DD,
V
DD
= V
DD
(max)
0V < V
O
< V
DD
V
DD
= V
DD
(max)
G = V
DD
(max)
0V < V
O
< V
DD
Inputs: V
IL
= 0.8V,
V
IH
= 2.0V
I
OUT
= 0mA
V
DD
= V
DD
(max)
Inputs: V
IL
= 0.8V,
V
IH
= 2.0V
I
OUT
= 0mA
V
DD
= V
DD
(max)
Inputs: V
IL
= V
SS
I
OUT
= 0mA
E = V
DD
- 0.5
V
DD
= V
DD
(max)
V
IH
= V
DD
- 0.5V
-55°C and 25°C
-40
o
C and 25
o
C
+125°C
-2
-2
2.4
V
DD
-0.10
10
12
2
2
CONDITION
MIN
2.0
0.8
0.4
0.08
MAX
UNIT
V
V
V
V
V
V
pF
pF
µA
µA
I
OS2, 3
I
DD
(OP)
Short-circuit output current
Supply current operating
@ 1MHz
-90
90
125
mA
mA
I
DD1
(OP)
Supply current operating
@40MHz
180
mA
I
DD2
(SB)
Nominal standby supply current
@0MHz
6
6
15
mA
mA
mA
Notes:
* Post-radiation performance guaranteed at 25°C per MIL-STD-883 Method 1019.
1. Measured only for initial qualification and after process or design changes that could affect input/output capacitance.
2. Supplied as a design limit but not guaranteed or tested.
3. Not more than one output may be shorted at a time for maximum duration of one second.
After negotiating with the courier yesterday morning, the board finally arrived in anticipation yesterday afternoon. Since I had already confirmed that I was on the list, I had downloaded the correspo...
When we analyze circuits or read articles, we always encounter the following concepts. We hope that moderators or some experts can distinguish them: Power devices and switching devices: In addition to...
This is a diagram I found online, used to drive a 12/24V DC motor. The normal operating current of the motor is about 60/70A, and the stall current may be higher. The selected MOSFET is irfs7434; the ...
Come on, let's discuss something interesting. First, let me briefly explain the definition of the topic. The so-called flexibility means that it is not a hard flat plate like the general LCD TFT scree...
[b][color=#5E7384]This content is originally created by [size=3]axk888[/size], a user of EEWORLD forum. If you need to reprint or use it for commercial purposes, you must obtain the author's consent a...
The intelligent driving community has its own rhythm. Some are busy pushing new versions and focusing on R&D, others are busy with publicity and promotion, and still others are immersed in mass pro...[Details]
ISP devices, such as field programmable devices (FPGAs and CPLDs), do not require a programmer. Using programming kits provided by the device manufacturer, they employ a top-down modular design app...[Details]
New energy vehicles are increasingly popular with consumers due to policies and energy conservation. Once you've purchased your vehicle, maintenance is essential. However, due to the different powe...[Details]
1 Introduction
In the mid-1960s, American scientist Maas conducted extensive experimental research on the charging process of open-cell batteries and proposed an acceptable charging curve for ...[Details]
The digital TV set-top box consists of a tuner, QAM demodulator, TS demultiplexer, MPEG-2 decoder, PAUNTSC video encoder, embedded CPU system and peripheral interfaces, CA module, and uplink data m...[Details]
Keysight Technologies is combining its electromagnetic simulator with Synopsys' AI-driven RF design migration flow to create an integrated design flow for migrating from TSMC's N6RF+ process techno...[Details]
Coal mines typically contain gas and coal dust. When gas and coal dust reach a certain concentration, they can cause explosions. Electrical equipment generates arcs during normal operation or durin...[Details]
Plessey Semiconductors has been acquired by Haylo Labs, which was established in March last year with a $100 million, five-year loan from Chinese technology company Goertek.
Haylo Labs w...[Details]
Bosch has released a new SoC series to support L2+ advanced driver assistance functions. The chip integrates high resolution and long-range detection capabilities, and has built-in support for neur...[Details]
Introduction: In digital circuit calculations, there is no concept of decimal points. You know where the decimal is, but the circuit does not know where the decimal point is. Therefore, you need to...[Details]
When we pick up an unfamiliar object, the first thing we want to know is what it actually does. A drive shaft, as the name suggests, is a shaft that transmits power. It's the transmission medium th...[Details]
As in-vehicle audio and video entertainment features become increasingly diverse, the demand for digital transmission of audio and video information is urgent. Traditional protocols such as IEEE 13...[Details]
With the global number of new energy vehicles expected to exceed 45 million by 2025, the performance boundaries of battery management systems are being reshaped.
Infineon Technologies
'
...[Details]
Relying on Zena CSS and Arm's complete partner ecosystem, we will accelerate the implementation of autonomous driving.
Close your eyes and imagine yourself getting into your car, rea...[Details]
Industrial equipment plays a significant role in improving industrial automation and accelerating production efficiency. Industrial HMIs (Human-Machine Interfaces) serve as a communication platform...[Details]
Embedded System
京公网安备 11010802033920号
EEWORLD
