EEWORLDEEWORLDEEWORLD

Part Number

Search

5962G9583402VXXA

Description
Quad Receiver
File Size79KB,11 Pages
ManufacturerAeroflex
Websitehttp://www.aeroflex.com/
Download Datasheet View All

5962G9583402VXXA Overview

Quad Receiver

Standard Products
UT54LVDS032 Quad Receiver
Data Sheet
May 22, 2003
FEATURES
q
q
q
q
q
q
q
q
>155.5 Mbps (77.7 MHz) switching rates
+340mV differential signaling
5 V power supply
TTL compatible outputs
Ultra low power CMOS technology
8.0ns maximum propagation delay
3.0ns maximum differential skew
Radiation-hardened design; total dose irradiation testing to
MIL-STD-883 Method 1019
- Total-dose: 300 krad(Si) and 1Mrad(Si)
- Latchup immune (LET > 111 M eV-cm
2
/mg)
Packaging options:
- 16-lead flatpack (dual in-line)
Standard Microcircuit Drawing 5962-95834
- QML Q and V compliant part
Compatible with IEEE 1596.3SCI LVDS
Compatible with ANSI/TIA/EIA 644-1996 LVDS Standard
INTRODUCTION
The UT54LVDS032 Quad Receiver is a quad CMOS
differential line receiver designed for applications requiring
ultra low power dissipation and high data rates. The device
is designed to support data rates in excess of 155.5 Mbps
(77.7 MHz) utilizing Low Voltage Differential Signaling
(LVDS) technology.
The UT54LVDS032 accepts low voltage (340mV)
differential input signals and translates them to 5V TTL
output levels. The receiver supports a three-state function
that may be used to multiplex outputs. The receiver also
supports OPEN, shorted and terminated (100
Ω)
input fail-
safe. Receiver output will be HIGH for all fail-safe
conditions.
The UT54LVDS032 and companion quad line driver
UT54LVDS031 provides new alternatives to high power
pseudo-ECL devices for high speed point-to-point interface
applications.
q
q
q
q
R
IN1+
R
IN1-
+
R1
-
R
OUT1
R
IN2+
R
IN2-
+
R2
-
R
OUT2
R
IN3+
R
IN3-
+
R3
-
R
OUT3
R
IN4+
R
IN4-
EN
EN
+
R4
-
R
OUT4
Figure 1. UT54LVDS032 Quad Receiver Block Diagram
Beaglebone peripheral circuit design experience sharing
For the use of OpenCV in this Beaglebone project, here is the installation method we have summarized. Those who are interested can refer to it and hope it is useful to everyone: [align=center]Opencv o...
PENGSHIFANG DSP and ARM Processors
Recruiting embedded software development engineers
Headhunting position [Hangzhou] Job responsibilities: 1. According to the company's needs, write the outline design document and detailed design document of embedded software; 2. According to the task...
ff318421749 Recruitment
Synplify Synthesis Problem
In synplify , I used the attribute property to locate some D flip-flops, but during the synthesis process, I found that all the D flip-flops with enable control were not located according to my constr...
eeleader FPGA/CPLD
msp463f5529 sampling ADC has no output
I use MSP430f5529 for ADC sampling. Why is there no output in ADC12MEM0? Passing by, please look here int main(void) { volatile unsigned int i; WDTCTL = WDTPW+WDTHOLD; // Stop watchdog timer P6SEL |= ...
jianhong0425 Microcontroller MCU
LC resonance
In Figure 8.1.16 of Tongshi Bai Model Electronics, 4th edition, P413, R is the total loss, but where is the load RL? Wasn't there a load RL on the N3 coil originally?...
msddw Analog electronics
Taking the RK2926 tablet as an example, let me tell you about the PCB trace thickness rules.
[align=left][color=rgb(62, 62, 62)][size=16px][b]PCB [/b] routing is divided into two parts, namely power supply, ground and signal line[/size][/color][/align][align=left][color=rgb(62, 62, 62)][size=...
ohahaha PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1902  2386  2628  2162  2479  39  49  53  44  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号