20ns (3.3 volt supply) maximum address access time
Asynchronous operation for compatibility with industry-
standard 512K x 8 SRAMs
TTL compatible inputs and output levels, three-state
bidirectional data bus
Typical radiation performance
- Total dose: 50krads
- >100krads(Si), for any orbit, using Aeroflex UTMC
patented shielded package
- SEL Immune >80 MeV-cm
2
/mg
- LET
TH
(0.25) = >10 MeV-cm
2
/mg
- Saturated Cross Section cm
2
per bit, 5.0E-9
- <1E-8 errors/bit-day, Adams 90% geosynchronous
heavy ion
Packaging options:
- 36-lead ceramic flatpack (3.42 grams)
- 36-lead flatpack shielded (10.77 grams)
Standard Microcircuit Drawing 5962-99607
- QML T and Q compliant
INTRODUCTION
The QCOTS
TM
UT8Q512 Quantified Commercial Off-the-
Shelf product is a high-performance CMOS static RAM
organized as 524,288 words by 8 bits. Easy memory expansion
is provided by an active LOW Chip Enable (E), an active LOW
Output Enable (G), and three-state drivers. This device has a
power-down feature that reduces power consumption by more
than 90% when deselected
.
Writing to the device is accomplished by taking Chip Enable
one (E) input LOW and Write Enable (W) inputs LOW. Data on
the eight I/O pins (DQ
0
through DQ
7
) is then written into the
location specified on the address pins (A
0
through A
18
). Reading
from the device is accomplished by taking Chip Enable one (E)
and Output Enable (G) LOW while forcing Write Enable (W)
HIGH. Under these conditions, the contents of the memory
location specified by the address pins will appear on the I/O pins.
The eight input/output pins (DQ
0
through DQ
7
) are placed in a
high impedance state when the device is deselected (E, HIGH),
the outputs are disabled (G HIGH), or during a write operation
(E LOWand W LOW).
Clk. Gen.
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
Pre-Charge Circuit
Row Select
Memory Array
1024 Rows
512x8 Columns
I/O Circuit
Column Select
Data
Control
CLK
Gen.
A10
A11
A12
A13
A14
A15
A16
A17
A18
DQ
0
- DQ
7
E
W
G
Figure 1. UT8Q512 SRAM Block Diagram
1
DEVICE OPERATION
A0
A1
A2
A3
A4
E
DQ0
DQ1
V
DD
V
SS
DQ2
DQ3
W
A5
A6
A7
A8
A9
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
NC
A18
A17
A16
A15
G
DQ7
DQ6
V
SS
V
DD
DQ5
DQ4
A14
A13
A12
A11
A10
NC
The UT8Q512 has three control inputs called Enable 1 (E), Write
Enable (W), and Output Enable (G); 19 address inputs, A(18:0);
and eight bidirectional data lines, DQ(7:0). E Device Enable
controls device selection, active, and standby modes. Asserting
E enables the device, causes I
DD
to rise to its active value, and
decodes the 19 address inputs to select one of 524,288 words in
the memory. W controls read and write operations. During a read
cycle, G must be asserted to enable the outputs.
Table 1. Device Operation Truth Table
G
X
1
X
W
X
0
1
1
E
1
0
0
0
I/O Mode
3-state
Data in
3-state
Data out
Mode
Standby
Write
Read
2
Read
Figure 2. 25ns SRAM Pinout (36)
1
0
PIN NAMES
A(18:0)
DQ(7:0)
E
W
G
V
DD
V
SS
Address
Data Input/Output
Enable
Write Enable
Output Enable
Power
Ground
Notes:
1. “X” is defined as a “don’t care” condition.
2. Device active; outputs disabled.
READ CYCLE
A combination of W greater than V
IH
(min) and E less than V
IL
(max) defines a read cycle. Read access time is measured from
the latter of Device Enable, Output Enable, or valid address to
valid data output.
SRAM Read Cycle 1, the Address Access in figure 3a, is
initiated by a change in address inputs while the chip is enabled
with G asserted and W deasserted. Valid data appears on data
outputs DQ(7:0) after the specified t
AVQV
is satisfied. Outputs
remain active throughout the entire cycle. As long as Device
Enable and Output Enable are active, the address inputs may
change at a rate equal to the minimum read cycle time (t
AVAV
).
SRAM read Cycle 2, the Chip Enable - Controlled Access in
figure 3b, is initiated by E going active while G remains asserted,
W remains deasserted, and the addresses remain stable for the
entire cycle. After the specified t
ETQV
is satisfied, the eight-bit
word addressed by A(18:0) is accessed and appears at the data
outputs DQ(7:0).
SRAM read Cycle 3, the Output Enable - Controlled Access in
figure 3c, is initiated by G going active while E is asserted, W
is deasserted, and the addresses are stable. Read access time is
t
GLQV
unless t
AVQV
or t
ETQV
have not been satisfied.
2
WRITE CYCLE
A combination of W less than V
IL
(max) and E less than
V
IL
(max) defines a write cycle. The state of G is a “don’t care”
for a write cycle. The outputs are placed in the high-impedance
state when either G is greater than V
IH
(min), or when W is less
than V
IL
(max).
Write Cycle 1, the Write Enable - Controlled Access in figure
4a, is defined by a write terminated by W going high, with E
still active. The write pulse width is defined by t
WLWH
when the
write is initiated by W, and by t
ETWH
when the write is initiated
by E. Unless the outputs have been previously placed in the high-
impedance state by G, the user must wait t
WLQZ
before applying
data to the nine bidirectional pins DQ(7:0) to avoid bus
contention.
Write Cycle 2, the Chip Enable - Controlled Access in figure
4b, is defined by a write terminated by the latter of E going
inactive. The write pulse width is defined by t
WLEF
when the
write is initiated by W, and by t
ETEF
when the write is initiated
by the E going active. For the W initiated write, unless the
outputs have been previously placed in the high-impedance state
by G, the user must wait t
WLQZ
before applying data to the eight
bidirectional pins DQ(7:0) to avoid bus contention.
TYPICAL RADIATION HARDNESS
Table 2. Typical Radiation Hardness
Design Specifications
1
Total Dose
Heavy Ion
Error Rate
2
50
<1E-8
krad(Si) nominal
Errors/Bit-Day
Notes:
1. The SRAM will not latchup during radiation exposure under recommended
operating conditions.
2. 90% worst case particle environment, Geosynchronous orbit, 100 mils of
Aluminum.
3
ABSOLUTE MAXIMUM RATINGS
1
(Referenced to V
SS
)
SYMBOL
V
DD
V
I/O
T
STG
P
D
T
J
Θ
JC
I
I
PARAMETER
DC supply voltage
Voltage on any pin
Storage temperature
Maximum power dissipation
Maximum junction temperature
2
Thermal resistance, junction-to-case
3
DC input current
LIMITS
-0.5 to 4.6V
-0.5 to 4.6V
-65 to +150°C
1.0W
+150°C
10°C/W
±
10 mA
Notes:
1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device
at these or any other conditions beyond limits indicated in the operational sections of this specification is not recommended. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability and performance.
2. Maximum junction temperature may be increased to +175°C during burn-in and steady-static life.
3. Test per MIL-STD-883, Method 1012.
RECOMMENDED OPERATING CONDITIONS
SYMBOL
V
DD
T
C
PARAMETER
Positive supply voltage
Case temperature range
LIMITS
3.0 to 3.6V
(C) screening: -55° to +125°C
(E) screening: -40° to +125°C
V
IN
DC input voltage
0V to V
DD
4
DC ELECTRICAL CHARACTERISTICS (Pre/Post-Radiation)*
(-55°C to +125°C for (C) screening and -40
o
C to +125
o
C for (W) screening) (V
DD
= 3.3V + 0.3)
SYMBOL
V
IH
V
IL
V
OL1
V
OL2
V
OH1
V
OH2
C
IN1
C
IO1
I
IN
I
OZ
PARAMETER
High-level input voltage
Low-level input voltage
Low-level output voltage
Low-level output voltage
High-level output voltage
High-level output voltage
Input capacitance
Bidirectional I/O capacitance
Input leakage current
Three-state output leakage current
(TTL)
(TTL)
I
OL
= 8mA, V
DD
=3.0V (TTL)
I
OL
= 200µA,V
DD
=3.0V (CMOS)
I
OH
= -4mA,V
DD
=3.0V (TTL)
I
OH
= -200µA,V
DD
=3.0V (CMOS)
ƒ
= 1MHz @ 0V
ƒ
= 1MHz @ 0V
V
SS
< V
IN
< V
DD,
V
DD
= V
DD
(max)
0V < V
O
< V
DD
V
DD
= V
DD
(max)
G = V
DD
(max)
0V < V
O
< V
DD
Inputs: V
IL
= 0.8V,
V
IH
= 2.0V
I
OUT
= 0mA
V
DD
= V
DD
(max)
Inputs: V
IL
= 0.8V,
V
IH
= 2.0V
I
OUT
= 0mA
V
DD
= V
DD
(max)
Inputs: V
IL
= V
SS
I
OUT
= 0mA
E = V
DD
- 0.5
V
DD
= V
DD
(max)
V
IH
= V
DD
- 0.5V
-55°C and 25°C
-40
o
C and 25
o
C
+125°C
-2
-2
2.4
V
DD
-0.10
10
12
2
2
CONDITION
MIN
2.0
0.8
0.4
0.08
MAX
UNIT
V
V
V
V
V
V
pF
pF
µA
µA
I
OS2, 3
I
DD
(OP)
Short-circuit output current
Supply current operating
@ 1MHz
-90
90
125
mA
mA
I
DD1
(OP)
Supply current operating
@40MHz
180
mA
I
DD2
(SB)
Nominal standby supply current
@0MHz
6
6
40
mA
mA
mA
Notes:
* Post-radiation performance guaranteed at 25°C per MIL-STD-883 Method 1019.
1. Measured only for initial qualification and after process or design changes that could affect input/output capacitance.
2. Supplied as a design limit but not guaranteed or tested.
3. Not more than one output may be shorted at a time for maximum duration of one second.
Dear seniors: ===================================== I am using CCS2.0, and I have written a small assembly program in it to write some constants into the storage space, which can be seen by opening th...
ORGANIZATION_BLOCK MAIN:OB1TITLE= Tip021B// Title: Light Bulb Brightness Control// ***Overview***// This example explains how to use the integrated high-speed pulse output instructions of the S7-200 t...
Today, on my way back from work, I received a text message for a courier. I signed for it with doubts, and when I opened it, I saw that it was a development board. I was very happy! So, for this good ...
The history of building intercom in China can be traced back to the late 1980s, when building intercom had a single function and a small market capacity. But now building intercom products or systems ...
Hardware designers have begun to adopt FPGA technology in high-performance DSP designs because it can provide 10-100 times faster computing than PC-based or microcontroller-based solutions. Previou...[Details]
Power management solutions for today's portable application processors are becoming increasingly integrated. Total power consumption, standby and sleep current consumption affect battery size, bill...[Details]
1 Introduction
Intelligent control instruments are one of the most commonly used controllers in industrial control. They are mainly aimed at a specific parameter (such as pressure, tempera...[Details]
LED lamps and bulbs are now rapidly replacing incandescent, halogen and CFL (compact fluorescent lamp) light sources in many general lighting applications. Flyback DC/DC converters are the power su...[Details]
With the widespread application of new services and technologies in the communications industry, the scale and capacity of operators' network construction are getting larger and larger, and the ris...[Details]
To understand how and why OLED power supply affects display image quality, you must first understand OLED display technology and power supply requirements. This article will explain the latest OLED...[Details]
introduction
Incandescent bulbs can emit a variety of light, but in specific applications, only green, red, and yellow light are usually needed - such as traffic lights. If an incand...[Details]
1. Overview
At present, an information revolution is in the ascendant around the world, led by microelectronics, computers and communication technologies, and centered on information technolog...[Details]
1 Introduction
With the improvement of people's quality of life, lamps are no longer just basic indoor lighting tools, but also a kind of practical art for architectural decoration. When ther...[Details]
At present, how various communication technologies will evolve after 3G is a focus of great concern in the industry. Especially for TD-SCDMA, whether it can achieve smooth evolution to the next gen...[Details]
Fruit planting is an important part of China's agricultural development, and fruit tree pest control operations are becoming more and more important. At present, the overall level of pesticide applica...[Details]
Overview
By transmitting ultrasonic energy into the human body and receiving and processing the returning reflected signals, phased array ultrasound systems can generate images of organs and s...[Details]
In order to prevent the lithium battery from being damaged by abnormal conditions such as overcharge, over discharge, and overcurrent, a lithium battery protection device is usually used to prevent...[Details]
1 Introduction
At present, advocating health has become the focus of people's attention, and the emergence of treadmills has become more and more popular. People can exercise at home or in the ...[Details]
1 Introduction
Lijia'an Yellow River Diversion Culvert is a large gravity diversion gate in the lower reaches of the Yellow River. The Yellow River Diversion Culvert is located in Lijia'an Vi...[Details]
RF/Wirelessly
京公网安备 11010802033920号
EEWORLD
