5962R8957701QXXA datasheet, PDF

Datasheet> All Categories > 5962R8957701QXXA

Preview

5962R8957701QXXA: DescriptionBCRTM; File Size1MB，61 Pages; ManufacturerETC

Download Datasheet View All

5962R8957701QXXA Overview

BCRTM

Preview

Download Datasheet

View All

UT1553 BCRTM

EATURES

Comprehensive MIL-STD-1553 dual-redundant Bus

Controller (BC) and Remote Terminal (RT) and

Monitor (M) functions

MIL-STD-1773 compatible

Multiple message processing capability in BC

Time tagging and message logging in RT and M modes

Automatic polling and intermessage delay in

BC mode

Programmable interrupt scheme and internally

generated interrupt history list

programmability

DMA memory interface with 64K addressability

Internal self-test

Radiation-hardened option available for 84-lead

flatpack package only

Remote terminal operations in ASD/ENASD-certified

(SEAFAC)

Available in 84-pin pingrid array, 84-lead flatpack, 84-

lead leadless chip-carrier

Standard Microcircuit Drawing 5962-89577 available

- QML Q and V compliant

REGISTERS

CONTROL

HIGH-PRIORITY

STD PRIORITY LEVEL

STD PRIORITY PULSE

STATUS

CURRENT BC (or M) BLOCK/

RT DESCRIPTOR SPACE

POLLING COMPARE

CLOCK &

RESET

LOGIC

INTERRUPT

HANDLER

BC PROTOCOL

MESSAGE

HANDLER

BUILT-IN-TEST WORD

CURRENT COMMAND

INTERRUPT LOG

LIST POINTER

HIGH-PRIORITY

INTERRUPT ENABLE

HIGH-PRIORITY

INTERRUPT STATUS

STANDARD INTERRUPT

ENABLE

RT/MONITOR

PROTOCOL &

MESSAGE

HANDLER

BUILT-

IN-

TEST

RT ADDRESS

BUILT-IN-TEST

START COMMAND

RESET COMMAND

RT TIMER

RESET COMMAND

MONITOR ADDRESS

CONTROL

MONITOR ADDRESS

SELECT (0-15)

ADDRESS

MONITOR ADDRESS

SELECT (16-31)

DATA

12MHz

MASTER

RESET

1553

DATA

CHANNEL

1553

DATA

CHANNEL

DUAL

CHANNEL

ENCODER/

DECODER

MODULE

PARALLEL-

TO-SERIAL

CONVER-

SION

BUS

TRANSFER

LOGIC

SERIAL-TO-

PARALLEL

CONVER-

SION

TIMERON

TIMEOUT

ADDRESS

GENERATOR

DMA/CPU

CONTROL

DMA ARBITRATION

DUAL-PORT MEMORY CONTROL

Figure 1. BCRTM Block Diagram

BCRTM-1

Table of Contents

1.0

INTRODUCTION

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3

1.1

1.2

1.3

2.0

3.0

4.0

5.0

Features - Remote Terminal (RT) Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3

Features - Bus Controller (BC) Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3

Features - Monitor (M) Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4

PIN IDENTIFICATION AND DESCRIPTION

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

INTERNAL REGISTERS

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

SYSTEM OVERVIEW

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

SYSTEM INTERFACE.

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

5.1

5.2

5.3

5.4

5.6

6.0

DMA Transfers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20

Hardware Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .21

CPU Interconnection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .21

RAM Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23

Transmitter/Receiver Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23

RT Functional Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .24

6.1.1 RT Subaddress Descriptor Definitions . . . . . . . . . . . . . . . . . . . . . . . . . .24

6.1.2 Message Status Word . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25

6.1.3 Mode Code Descriptor Definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . .26

RT Error Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .28

RT Operational Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .28

BC Functional Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30

Polling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .31

BC Error Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .31

BC Operational Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .32

BC Operational Example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33

Monitor Functional Operation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .35

Monitor Error Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .35

Monitor Operational Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .35

REMOTE TERMINAL ARCHITECTURE.

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

6.1

6.2

6.3

7.0

BUS CONTROLLER ARCHITECTURE

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

7.1

7.2

7.3

7.4

7.5

8.0

MONITOR ARCHITECTURE

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

8.1

8.2

8.3

9.0

10.0

11.0

12.0

13.0

EXCEPTION HANDLING AND INTERRUPT LOGGING

. . . . . . . . . . . . . . . . . . . . . . . . 36

MAXIMUM AND RECOMMENDED OPERATING CONDITIONS

. . . . . . . . . . . . . . . . 40

DC ELECTRICAL CHARACTERISTICS

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41

AC ELECTRICAL CHARACTERISTICS

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42

PACKAGE OUTLINE DRAWINGS

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51

BCRTM-2

Recommended Resources

Anti-blocking circuit

IF signal generator circuit

LR3714M infrared remote control transmitter circuit

TTL oscillator interface data for television display

Clam E70E-2, E100-2 computerized microwave oven circuit diagram

Mechanical switch shaping circuit

Show off my DIY USB oscilloscope: Main technical indicators: Maximum sampling rate: 50MSa/S Analog bandwidth: 5M Input impedance: 1MΩ Vertical sensitivity: 4V/div, 2V/div, 1V/div, 0.5V/div, 0.1V/div, 0.05V/div[font=宋体]Total 6[font=宋体]...; cnshs DIY/Open Source Hardware

EEWORLD University Hall----Using Stratix V FPGA, removing external compensation components and reducing system costs: Using Stratix V FPGA, removing external compensation components and reducing system cost : https://training.eeworld.com.cn/course/2135Using Stratix V FPGAs, external compensation components are elimin...; chenyy FPGA/CPLD

Methods to prevent ESD in PCB design: Static electricity from the human body, the environment, and even inside electronic devices can cause various damages to delicate semiconductor chips, such as penetrating the thin insulation layer ins...; ESD技术咨询 PCB Design

Circuit common sense concept 6--MOS tube and simple CMOS logic gate circuit schematic diagram: [p=25, null, left][font=Tahoma,][color=#4e4e4e][font=Arial, Helvetica, simsun, u5b8bu4f53]Modern single-chip microcomputers are mainly made using CMOS technology. [/font][/color][/font][/p][p=25, null...; qinkaiabc Power technology

TI Digital Power Control Solutions: [b][size=4][/size][/b]...; qwqwqw2088 Analogue and Mixed Signal

Please explain the principle of this boost circuit: [i=s]This post was last edited by kal9623287 on 2022-7-8 11:19[/i]Can the following circuit diagram achieve 5V boost to 12V?What is the principle? Please analyze it for me....; kal9623287 Power technology

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components