EEWORLDEEWORLDEEWORLD

Part Number

Search

54242-103342150LF

Description
Board Stacking Connector, 34 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle, ROHS COMPLIANT
CategoryThe connector    The connector   
File Size108KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

54242-103342150LF Overview

Board Stacking Connector, 34 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle, ROHS COMPLIANT

54242-103342150LF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerAmphenol
package instructionROHS COMPLIANT
Reach Compliance Codecompliant
ECCN codeEAR99
body width0.169 inch
subject depth0.846 inch
body length3.4 inch
Body/casing typeRECEPTACLE
Connector typeBOARD STACKING CONNECTOR
Contact to complete cooperationGOLD (30) OVER NICKEL (50)/GOLD FLASH OVER PALLADIUM NICKEL (30)
Contact completed and terminatedMatte Tin (Sn) - with Nickel (Ni) barrier
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
DIN complianceNO
Filter functionNO
IEC complianceNO
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialTHERMOPLASTIC
JESD-609 codee3
MIL complianceNO
Manufacturer's serial number54242
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Mixed contactsNO
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
OptionsGENERAL PURPOSE
PCB contact patternRECTANGULAR
PCB contact row spacing5.461 mm
Plating thickness30u inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityCOMMERCIAL
Terminal pitch2.54 mm
Termination typeSURFACE MOUNT
Total number of contacts34
UL Flammability Code94V-0
Base Number Matches1
PDM: Rev:G
STATUS:
Released
Printed: Jun 13, 2008
.
How to evaluate the low power consumption of FPGA?
Recently, everyone is analyzing the data on FPGA low power consumption.I'll join in the fun,Let’s discuss with you how to define low power consumption of FPGA.To be honest, I didn’t pay much attention...
wstt FPGA/CPLD
Analysis of the "Signal" topic in the National College Student Electronics Contest
1. Previous " Signal Source " Competition Topics In the 11th National Undergraduate Electronic Design Competition, there were only five signal source questions [ 1] : ①Signal Generator (8th session , ...
宋元浩 Electronics Design Contest
Matlab Lesson 4 - Polynomial Arrays
Setting ranges and drawing! [[i] This post was last edited by gaoxiao on 2009-6-12 14:20 [/i]]...
gaoxiao Microcontroller MCU
Xilinx clock management
Hello everyone! How do you manage the clock in ise?...
applelonger FPGA/CPLD
Find the right solution
Hello everyone, I am looking for an ARM solution, Ubuntu system, CPU can be 6410 or other, need a full set of information, preferably a ready-made solution, which can be used with a little modificatio...
tryagain1 Linux and Android
I have just started learning Cadence Virtuoso and found that as long as the schematic diagram appears in the parallel inductor simulation, an error will be reported.
I have just started learning Cadence Virtuoso, and I found that whenever there is a parallel inductor simulation in the schematic diagram, it will report an error that the parallel inductor forms a sh...
非标准理工男 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1879  786  989  1165  135  38  16  20  24  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号