EEWORLDEEWORLDEEWORLD

Part Number

Search

68439-140HLF

Description
Board Connector, 40 Contact(s), 2 Row(s), Male, Straight, Solder Terminal, LEAD FREE
CategoryThe connector    The connector   
File Size614KB,8 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

68439-140HLF Overview

Board Connector, 40 Contact(s), 2 Row(s), Male, Straight, Solder Terminal, LEAD FREE

68439-140HLF Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAmphenol
package instructionLEAD FREE
Reach Compliance Codeunknown
ECCN codeEAR99
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD (30) OVER NICKEL (50)/NICKEL PALLADIUM GOLD (30) OVER NICKEL (50)
Contact completed and terminatedGOLD (30) OVER NICKEL (50)/NICKEL PALLADIUM GOLD (30) OVER NICKEL (50)
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee4
MIL complianceNO
Manufacturer's serial number68439
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded2
OptionsGENERAL PURPOSE
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts40
UL Flammability Code94V-0
Base Number Matches1
PDM: Rev:DF
STATUS:
Released
Printed: Jun 02, 2011
.
Will ADI develop digital power supply in the future?
[b]ADI successfully breaks through the digital power barrier[font=Tahoma,][url=http://www.analog.com/zh/press-release/ADP1055_20140324/press.html]HTTP://WWW.ANALOG.COM/ZH/PRESS-RELEASE/ADP1055_2014032...
dontium ADI Reference Circuit
Breakthrough TI BAW technology advances big data amidst the flood of information
[align=center][color=rgb(85, 85, 85)][font="][size=14px][color=rgb(204, 0, 0)][url=https://e2echina.ti.com/cfs-file/__key/communityserver-blogs-components-weblogfiles/00-00-00-01-15/3302.asasas.jpg][i...
alan000345 TI Technology Forum
FPGA Learning Notes-----FPGA Competition Adventure
...
至芯科技FPGA大牛 FPGA/CPLD
In Verilog, one working clock and the other counting clock are needed, but always cannot be nested. How to solve this problem?
In Verilog, one working clock and the other counting clock are needed, but always cannot be nested. How to solve this problem?...
等待去做 Embedded System
SABER simulation of Boost-pfc circuit
Now the switch tube is not working, what's going on? The schematic diagram is what I saw in a book. The schematic diagram is in the attachment. Please give me some advice, thank you~~~~...
schwarzenggar Analogue and Mixed Signal
A simple question about porting uC/OS-2 on AVR
I simulated it with Proteus and debugged it with AVR STUDIO. But there were always errors. Finally, I found that the problem was: In the following program, Task5 returns directly to the main function ...
wangxiongke Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2483  2453  1852  510  1949  50  38  11  40  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号